{"id":"https://openalex.org/W3150883683","doi":"https://doi.org/10.1109/date.2009.5090806","title":"Design optimizations to improve placeability of partial reconfiguration modules","display_name":"Design optimizations to improve placeability of partial reconfiguration modules","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W3150883683","doi":"https://doi.org/10.1109/date.2009.5090806","mag":"3150883683"},"language":"en","primary_location":{"id":"doi:10.1109/date.2009.5090806","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090806","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041162707","display_name":"Markus Koester","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"M. Koester","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057940557","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"W. Luk","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019600837","display_name":"Jens Hagemeyer","orcid":"https://orcid.org/0009-0005-9943-8081"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J. Hagemeyer","raw_affiliation_strings":["System and Circuit Technology, University of Paderborn, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System and Circuit Technology, University of Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028498307","display_name":"Mario Porrmann","orcid":"https://orcid.org/0000-0003-1005-5753"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M. Porrmann","raw_affiliation_strings":["System and Circuit Technology, University of Paderborn, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System and Circuit Technology, University of Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"976","last_page":"981"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8545510768890381},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6737098693847656},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45987123250961304},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38305291533470154},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32561665773391724}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8545510768890381},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6737098693847656},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45987123250961304},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38305291533470154},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32561665773391724}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2009.5090806","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090806","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320240","display_name":"Research Councils UK","ror":"https://ror.org/00dq2kk65"},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W196764553","https://openalex.org/W1483813241","https://openalex.org/W1588229312","https://openalex.org/W2079543149","https://openalex.org/W2098983317","https://openalex.org/W2101497050","https://openalex.org/W2117513278","https://openalex.org/W2130193491","https://openalex.org/W2141392182","https://openalex.org/W2149935414","https://openalex.org/W2157667696","https://openalex.org/W6607973421","https://openalex.org/W6629044667","https://openalex.org/W6986881917"],"related_works":["https://openalex.org/W4242251885","https://openalex.org/W2130472321","https://openalex.org/W2382672788","https://openalex.org/W2387766148","https://openalex.org/W2365996311","https://openalex.org/W2387500363","https://openalex.org/W2544276806","https://openalex.org/W1569711686","https://openalex.org/W1885164404","https://openalex.org/W2204754129"],"abstract_inverted_index":{"In":[0],"partially":[1],"reconfigurable":[2,86],"architectures,":[3],"system":[4,43],"components":[5],"can":[6,108,121],"be":[7,15,109,122],"dynamically":[8],"loaded":[9],"and":[10,33,115],"unloaded":[11],"allowing":[12],"resources":[13],"to":[14,61,112,125],"shared":[16],"over":[17],"time.":[18],"This":[19],"paper":[20],"focuses":[21],"on":[22,93],"the":[23,26,52,56,67,73,102,116],"relation":[24],"between":[25],"design":[27,48],"options":[28],"of":[29,41,55,69,76,80,105,118],"partial":[30,58,81],"reconfiguration":[31,59,82],"modules":[32,60,83],"their":[34],"placement":[35,119],"at":[36,100],"run-time.":[37],"For":[38],"a":[39,47,77,94],"set":[40],"dynamic":[42],"components,":[44],"we":[45],"propose":[46],"method":[49],"that":[50,99],"optimizes":[51],"feasible":[53],"positions":[54,107],"resulting":[57],"minimize":[62],"position":[63],"overlaps.":[64],"We":[65],"introduce":[66],"concept":[68],"subregions,":[70],"which":[71,90],"guarantees":[72],"parallel":[74],"execution":[75],"certain":[78],"number":[79,104,117],"for":[84],"tiled":[85],"systems.":[87],"Experimental":[88],"results,":[89],"are":[91],"based":[92],"Xilinx":[95],"Virtex-4":[96],"implementation,":[97],"show":[98],"run-time":[101],"average":[103],"available":[106],"increased":[110],"up":[111,124],"6.4":[113],"times":[114],"violations":[120],"reduced":[123],"60.6%.":[126]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}