{"id":"https://openalex.org/W4231378725","doi":"https://doi.org/10.1109/date.2009.5090762","title":"Power and performance of read-write aware Hybrid Caches with non-volatile memories","display_name":"Power and performance of read-write aware Hybrid Caches with non-volatile memories","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W4231378725","doi":"https://doi.org/10.1109/date.2009.5090762"},"language":"en","primary_location":{"id":"doi:10.1109/date.2009.5090762","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090762","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100837627","display_name":"Xiaoxia Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]},{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaoxia Wu","raw_affiliation_strings":["Austin Research Laboratory, IBM, USA","Computer Science and Engineering Department, Pennsylvania State University, University Park, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Austin Research Laboratory, IBM, USA","institution_ids":["https://openalex.org/I4210156936"]},{"raw_affiliation_string":"Computer Science and Engineering Department, Pennsylvania State University, University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108050345","display_name":"Jian Li","orcid":"https://orcid.org/0000-0002-5239-9469"},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jian Li","raw_affiliation_strings":["Austin Research Laboratory, IBM, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Austin Research Laboratory, IBM, USA","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100427808","display_name":"Lixin Zhang","orcid":"https://orcid.org/0000-0001-8367-6935"},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lixin Zhang","raw_affiliation_strings":["Austin Research Laboratory, IBM, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Austin Research Laboratory, IBM, USA","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073521684","display_name":"Evan W. Speight","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E. Speight","raw_affiliation_strings":["Austin Research Laboratory, IBM, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Austin Research Laboratory, IBM, USA","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100385336","display_name":"Yuan Xie","orcid":"https://orcid.org/0000-0003-2093-1788"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuan Xie","raw_affiliation_strings":["Computer Science and Engineering Department, Pennsylvania State University, University Park, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering Department, Pennsylvania State University, University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":82,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"737","last_page":"742"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.840576708316803},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7451813220977783},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6517252922058105},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.5526719689369202},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5425813794136047},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4969528019428253},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.45356225967407227},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.43620264530181885},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.41844069957733154},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39632028341293335},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.38849660754203796},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35674533247947693},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3431040048599243},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.23427623510360718}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.840576708316803},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7451813220977783},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6517252922058105},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.5526719689369202},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5425813794136047},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4969528019428253},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.45356225967407227},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.43620264530181885},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.41844069957733154},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39632028341293335},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.38849660754203796},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35674533247947693},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3431040048599243},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.23427623510360718}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2009.5090762","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090762","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-133810","is_oa":false,"landing_page_url":"http://lbdiscover.ust.hk/uresolver?url_ver=Z39.88-2004&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rfr_id=info:sid/HKUST:SPI&rft.genre=article&rft.issn=1530-1591&rft.volume=&rft.issue=&rft.date=2009&rft.spage=737&rft.aulast=Xiaoxia&rft.aufirst=Wu&rft.atitle=Power+and+performance+of+read-write+aware+hybrid+caches+with+non-volatile+memories&rft.title=Proceedings+-Design%2C+Automation+and+Test+in+Europe%2C+DATE","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1978187377","https://openalex.org/W2035156756","https://openalex.org/W2112121929","https://openalex.org/W2117324528","https://openalex.org/W2118749070","https://openalex.org/W2126372249","https://openalex.org/W2148831941","https://openalex.org/W2157909358","https://openalex.org/W2169875292","https://openalex.org/W2543205889","https://openalex.org/W3008756550"],"related_works":["https://openalex.org/W2114386333","https://openalex.org/W2133489088","https://openalex.org/W2734782074","https://openalex.org/W2363769136","https://openalex.org/W2116323004","https://openalex.org/W4252570104","https://openalex.org/W2031173804","https://openalex.org/W2148571123","https://openalex.org/W2217292995","https://openalex.org/W2541463506"],"abstract_inverted_index":{"Caches":[0],"made":[1],"of":[2,29,49,62,74,85,100,153,163],"non-volatile":[3],"memory":[4,88,166],"technologies,":[5],"such":[6],"as":[7],"magnetic":[8],"RAM":[9,13],"(MRAM)":[10],"and":[11,34,38,81,93,139,178],"phase-change":[12],"(PRAM),":[14],"offer":[15,58],"dramatically":[16],"different":[17,87],"power-performance":[18],"characteristics":[19,52],"when":[20],"compared":[21],"with":[22,90,127,168],"SRAM-based":[23],"caches,":[24],"particularly":[25],"in":[26],"the":[27,50,60,98,169,186],"areas":[28],"static/dynamic":[30],"power":[31,137,176],"consumption,":[32],"read":[33,80,92],"write":[35,82,94],"access":[36],"latency":[37],"cell":[39],"density.":[40],"In":[41],"this":[42],"paper,":[43],"we":[44,121],"propose":[45],"to":[46,57],"take":[47],"advantage":[48],"best":[51],"that":[53,114,123],"each":[54,84],"technology":[55,89,167],"has":[56,115],"through":[59],"use":[61],"read-write":[63],"aware":[64],"hybrid":[65],"cache":[66,75,148,160],"architecture":[67],"(RWHCA)":[68],"designs,":[69],"where":[70],"a":[71,86,111,124,128,133,145,151,157],"single":[72],"level":[73],"can":[76,131],"be":[77],"partitioned":[78],"into":[79],"regions,":[83],"disparate":[91],"characteristics.":[95],"We":[96],"explore":[97],"potential":[99],"hardware":[101],"support":[102],"for":[103],"intra-cache":[104],"data":[105],"movement":[106],"within":[107],"RWHCA":[108,125],"caches.":[109],"Utilizing":[110],"full-system":[112],"simulator":[113],"been":[116],"validated":[117],"against":[118],"real":[119],"hardware,":[120],"demonstrate":[122],"design":[126,149],"conservative":[129],"setup":[130],"provide":[132],"geometric":[134],"mean":[135],"55%":[136],"reduction":[138,177],"yet":[140],"5%":[141],"IPC":[142,183],"improvement":[143,184],"over":[144,185],"baseline":[146],"SRAM":[147],"across":[150],"collection":[152],"30":[154],"workloads.":[155],"Furthermore,":[156],"2-layer":[158],"3D":[159],"stack":[161],"(3DRWHCA)":[162],"high":[164],"density":[165],"same":[170],"chip":[171],"footprint":[172],"still":[173],"gives":[174],"10%":[175],"boost":[179],"performance":[180],"by":[181],"16%":[182],"baseline.":[187]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":8},{"year":2016,"cited_by_count":11},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":9},{"year":2013,"cited_by_count":12},{"year":2012,"cited_by_count":6}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}