{"id":"https://openalex.org/W4232132130","doi":"https://doi.org/10.1109/date.2009.5090761","title":"An overview of non-volatile memory technology and the implication for tools and architectures","display_name":"An overview of non-volatile memory technology and the implication for tools and architectures","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W4232132130","doi":"https://doi.org/10.1109/date.2009.5090761"},"language":"en","primary_location":{"id":"doi:10.1109/date.2009.5090761","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090761","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100429403","display_name":"Hai Li","orcid":"https://orcid.org/0000-0003-3228-6544"},"institutions":[{"id":"https://openalex.org/I131787340","display_name":"Seagate (United States)","ror":"https://ror.org/04p1xtv71","country_code":"US","type":"company","lineage":["https://openalex.org/I131787340"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hai Li","raw_affiliation_strings":["Alternative Technology Group, Seagate Technology Limited Liability Company, Bloomington, MN, USA"],"affiliations":[{"raw_affiliation_string":"Alternative Technology Group, Seagate Technology Limited Liability Company, Bloomington, MN, USA","institution_ids":["https://openalex.org/I131787340"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058073627","display_name":"Yiran Chen","orcid":"https://orcid.org/0000-0002-1486-8412"},"institutions":[{"id":"https://openalex.org/I131787340","display_name":"Seagate (United States)","ror":"https://ror.org/04p1xtv71","country_code":"US","type":"company","lineage":["https://openalex.org/I131787340"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiran Chen","raw_affiliation_strings":["Alternative Technology Group, Seagate Technology Limited Liability Company, Bloomington, MN, USA"],"affiliations":[{"raw_affiliation_string":"Alternative Technology Group, Seagate Technology Limited Liability Company, Bloomington, MN, USA","institution_ids":["https://openalex.org/I131787340"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100429403"],"corresponding_institution_ids":["https://openalex.org/I131787340"],"apc_list":null,"apc_paid":null,"fwci":4.4861,"has_fulltext":false,"cited_by_count":36,"citation_normalized_percentile":{"value":0.94841449,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"731","last_page":"736"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.7997668981552124},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7436811923980713},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.6369196176528931},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.5865498781204224},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.5739755034446716},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5326112508773804},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4944484233856201},{"id":"https://openalex.org/keywords/racetrack-memory","display_name":"Racetrack memory","score":0.4863494038581848},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.4740813970565796},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.444180965423584},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.4380798637866974},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.41240236163139343},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4109559655189514},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3935864567756653},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2664748728275299},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1397377848625183},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10515919327735901}],"concepts":[{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.7997668981552124},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7436811923980713},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.6369196176528931},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.5865498781204224},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.5739755034446716},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5326112508773804},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4944484233856201},{"id":"https://openalex.org/C43363307","wikidata":"https://www.wikidata.org/wiki/Q1651623","display_name":"Racetrack memory","level":5,"score":0.4863494038581848},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.4740813970565796},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.444180965423584},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.4380798637866974},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.41240236163139343},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4109559655189514},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3935864567756653},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2664748728275299},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1397377848625183},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10515919327735901},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2009.5090761","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090761","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W1964504828","https://openalex.org/W1982398126","https://openalex.org/W1996441062","https://openalex.org/W2014987330","https://openalex.org/W2026752628","https://openalex.org/W2069345435","https://openalex.org/W2075769654","https://openalex.org/W2103214300","https://openalex.org/W2124632665","https://openalex.org/W2158208896","https://openalex.org/W2543205889"],"related_works":["https://openalex.org/W2185519377","https://openalex.org/W4285257158","https://openalex.org/W2473964774","https://openalex.org/W2171888576","https://openalex.org/W4293159259","https://openalex.org/W2753463544","https://openalex.org/W1030357071","https://openalex.org/W2962829344","https://openalex.org/W2151951695","https://openalex.org/W2116344741"],"abstract_inverted_index":{"Novel":[0],"nonvolatile":[1,40,77],"memory":[2,16,24,30,41,51,59,78],"technologies":[3],"are":[4,61],"gaining":[5],"significant":[6],"attentions":[7],"from":[8],"semiconductor":[9],"industry":[10],"in":[11,63],"the":[12,36],"competition":[13],"of":[14,38,67],"universal":[15],"development.":[17],"We":[18],"used":[19],"spin-transfer":[20],"torque":[21],"random":[22,28],"access":[23,29],"(STT-RAM)":[25],"and":[26,44,50,57,82],"resistive":[27],"(R-RAM)":[31],"as":[32],"examples":[33],"to":[34,71],"discuss":[35],"implication":[37],"emerging":[39],"for":[42],"tools":[43],"architectures.":[45],"Three":[46],"aspects,":[47],"including":[48],"device":[49],"cell":[52],"modeling,":[53],"device/circuit":[54],"co-design":[55],"consideration":[56],"novel":[58],"architecture,":[60],"discussed":[62],"details.":[64],"The":[65],"goal":[66],"these":[68],"discussions":[69],"is":[70],"design":[72,85],"a":[73],"high-density,":[74],"low-power,":[75],"high-performance":[76],"with":[79],"simple":[80],"architecture":[81],"minimized":[83],"circuit":[84],"complexity.":[86]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}