{"id":"https://openalex.org/W3146236007","doi":"https://doi.org/10.1109/date.2009.5090756","title":"Massively multi-topology sizing of analog integrated circuits","display_name":"Massively multi-topology sizing of analog integrated circuits","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W3146236007","doi":"https://doi.org/10.1109/date.2009.5090756","mag":"3146236007"},"language":"en","primary_location":{"id":"doi:10.1109/date.2009.5090756","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090756","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051859269","display_name":"Pieter Palmers","orcid":null},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"P. Palmers","raw_affiliation_strings":["Department of Electrical Engineering, K.U. Leuven, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, K.U. Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029699563","display_name":"Trent McConnaghy","orcid":null},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"T. McConnaghy","raw_affiliation_strings":["Department of Electrical Engineering, K.U. Leuven, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, K.U. Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051481722","display_name":"Michiel Steyaert","orcid":"https://orcid.org/0000-0001-6398-8325"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"M. Steyaert","raw_affiliation_strings":["Department of Electrical Engineering, K.U. Leuven, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, K.U. Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029270525","display_name":"Georges Gielen","orcid":"https://orcid.org/0000-0002-4061-9428"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"G. Gielen","raw_affiliation_strings":["Department of Electrical Engineering, K.U. Leuven, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, K.U. Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5051859269"],"corresponding_institution_ids":["https://openalex.org/I99464096"],"apc_list":null,"apc_paid":null,"fwci":2.9908,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.91732693,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"706","last_page":"711"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10848","display_name":"Advanced Multi-Objective Optimization Algorithms","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.8850181102752686},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6588881015777588},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5508331656455994},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5222554802894592},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.4809824228286743},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.46518224477767944},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.34014326333999634},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33855193853378296},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19381332397460938},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11926698684692383},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10620546340942383}],"concepts":[{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.8850181102752686},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6588881015777588},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5508331656455994},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5222554802894592},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.4809824228286743},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.46518224477767944},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.34014326333999634},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33855193853378296},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19381332397460938},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11926698684692383},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10620546340942383},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2009.5090756","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090756","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W122464643","https://openalex.org/W1576818901","https://openalex.org/W1995861141","https://openalex.org/W1999357165","https://openalex.org/W2096255496","https://openalex.org/W2104339053","https://openalex.org/W2106561609","https://openalex.org/W2112697006","https://openalex.org/W2120889849","https://openalex.org/W2126105956","https://openalex.org/W2131917361","https://openalex.org/W2143381319","https://openalex.org/W2146080060","https://openalex.org/W2147120117","https://openalex.org/W2151778337","https://openalex.org/W4236195134","https://openalex.org/W4243066171","https://openalex.org/W6825071894"],"related_works":["https://openalex.org/W2204879205","https://openalex.org/W2375311683","https://openalex.org/W2096437374","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W1943174035","https://openalex.org/W2375192119"],"abstract_inverted_index":{"This":[0,39],"paper":[1,40],"demonstrates":[2],"a":[3,21,32,80,91,97],"system":[4],"that":[5,111],"performs":[6],"multi-objective":[7,82],"sizing":[8],"across":[9,118],"100,000":[10],"analog":[11,37],"circuit":[12],"topologies":[13,29,110,120],"simultaneously,":[14],"with":[15,93],"SPICE":[16],"accuracy.":[17],"It":[18],"builds":[19],"on":[20,90],"previous":[22],"system,":[23],"MOJITO,":[24],"which":[25],"searches":[26],"through":[27],"3500":[28],"defined":[30],"by":[31],"hierarchically-organized":[33],"set":[34],"of":[35,107],"30":[36],"blocks.":[38],"improves":[41,64],"MOJITO's":[42],"results":[43],"quality":[44],"via":[45,68,79],"three":[46],"key":[47],"extensions.":[48],"First,":[49],"it":[50,63,73],"enlarges":[51],"the":[52,113],"block":[53],"library":[54],"to":[55],"enable":[56],"symmetrical":[57],"transconductance":[58],"amplifiers":[59],"and":[60],"more.":[61],"Second,":[62],"initial":[65],"topology":[66,75],"diversity":[67,76],"optimization-based":[69],"constraint":[70],"satisfaction.":[71],"Third,":[72],"maintains":[74],"during":[77],"search":[78],"novel":[81],"selection":[83],"mechanism,":[84],"dubbed":[85],"TAPAS.":[86],"MO-JITO+TAPAS":[87],"is":[88,105],"demonstrated":[89],"problem":[92],"6":[94],"objectives,":[95],"returning":[96],"tradeoff":[98,104],"holding":[99],"17438":[100],"nondominated":[101],"designs.":[102],"The":[103],"comprised":[106],"152":[108],"unique":[109],"include":[112],"newly-introduced":[114],"topologies.":[115],"59":[116],"designs":[117,121],"12":[119],"outperform":[122],"an":[123],"expert-designed":[124],"reference":[125],"circuit.":[126]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}