{"id":"https://openalex.org/W4246063319","doi":"https://doi.org/10.1109/date.2009.5090746","title":"Hardware evaluation of the stream cipher-based hash functions RadioGatún and irRUPT","display_name":"Hardware evaluation of the stream cipher-based hash functions RadioGatún and irRUPT","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W4246063319","doi":"https://doi.org/10.1109/date.2009.5090746"},"language":"en","primary_location":{"id":"doi:10.1109/date.2009.5090746","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090746","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006970765","display_name":"L. Henzen","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"L. Henzen","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062726800","display_name":"F. Carbognani","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"F. Carbognani","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069878071","display_name":"N. Felber","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"N. Felber","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091551991","display_name":"W. Fichtner","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"W. Fichtner","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5006970765"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.44550131,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"72","issue":null,"first_page":"646","last_page":"651"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9811999797821045,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9714999794960022,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8386635184288025},{"id":"https://openalex.org/keywords/hash-function","display_name":"Hash function","score":0.8077234029769897},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7613813877105713},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7515887022018433},{"id":"https://openalex.org/keywords/sha-2","display_name":"SHA-2","score":0.6295397281646729},{"id":"https://openalex.org/keywords/cryptographic-hash-function","display_name":"Cryptographic hash function","score":0.576664924621582},{"id":"https://openalex.org/keywords/stream-cipher","display_name":"Stream cipher","score":0.5319911241531372},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5055887699127197},{"id":"https://openalex.org/keywords/nist","display_name":"NIST","score":0.4704536199569702},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40033581852912903},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.3923507034778595},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3620413541793823},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3480320870876312},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.27823251485824585}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8386635184288025},{"id":"https://openalex.org/C99138194","wikidata":"https://www.wikidata.org/wiki/Q183427","display_name":"Hash function","level":2,"score":0.8077234029769897},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7613813877105713},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7515887022018433},{"id":"https://openalex.org/C190157925","wikidata":"https://www.wikidata.org/wiki/Q1968605","display_name":"SHA-2","level":4,"score":0.6295397281646729},{"id":"https://openalex.org/C7608002","wikidata":"https://www.wikidata.org/wiki/Q477202","display_name":"Cryptographic hash function","level":3,"score":0.576664924621582},{"id":"https://openalex.org/C92950451","wikidata":"https://www.wikidata.org/wiki/Q864718","display_name":"Stream cipher","level":3,"score":0.5319911241531372},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5055887699127197},{"id":"https://openalex.org/C111219384","wikidata":"https://www.wikidata.org/wiki/Q6954384","display_name":"NIST","level":2,"score":0.4704536199569702},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40033581852912903},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.3923507034778595},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3620413541793823},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3480320870876312},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.27823251485824585},{"id":"https://openalex.org/C204321447","wikidata":"https://www.wikidata.org/wiki/Q30642","display_name":"Natural language processing","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2009.5090746","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090746","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W168382864","https://openalex.org/W1523981315","https://openalex.org/W2114619975","https://openalex.org/W2916086000","https://openalex.org/W3147478852","https://openalex.org/W4289126832","https://openalex.org/W6606761963","https://openalex.org/W6677324173"],"related_works":["https://openalex.org/W2189320722","https://openalex.org/W2785118141","https://openalex.org/W1674074891","https://openalex.org/W2342330140","https://openalex.org/W2113619720","https://openalex.org/W1487949331","https://openalex.org/W1974544592","https://openalex.org/W2157568185","https://openalex.org/W2613610283","https://openalex.org/W84914348"],"abstract_inverted_index":{"In":[0,51],"the":[1,10,17,37,58,121,124,131],"next":[2],"years,":[3],"new":[4],"hash":[5,22,62],"function":[6],"candidates":[7],"will":[8],"replace":[9],"old":[11],"MD5":[12],"and":[13,16,25,89,140,154],"SHA-1":[14],"standards":[15],"current":[18],"SHA-2":[19],"family.":[20],"The":[21,67,99],"algorithms":[23,63],"RadioGatun":[24,72],"irRUPT":[26,125],"are":[27],"potential":[28],"successors":[29],"based":[30],"on":[31,69,105,113,138,143,152,157],"a":[32,74,81,95,114],"stream":[33],"structure,":[34],"which":[35],"allows":[36],"achievement":[38],"of":[39,57,71,77,83],"high":[40],"throughputs":[41],"(particularly":[42],"with":[43,47,73,94,107,117],"long":[44,108,149],"input":[45,97,109,150],"messages)":[46,151],"minimal":[48],"area":[49],"occupation.":[50],"this":[52],"paper,":[53],"several":[54],"hardware":[55],"architectures":[56],"two":[59],"above":[60],"mentioned":[61],"have":[64],"been":[65],"investigated.":[66],"implementation":[68],"ASIC":[70,106],"word":[75],"length":[76],"64":[78],"bits":[79],"shows":[80],"complexity":[82],"46":[84],"k":[85],"gate":[86],"equivalents":[87],"(GE)":[88],"reaches":[90],"5.7":[91],"Gbps":[92,104,112,147,156],"throughput":[93],"3.64-bit":[96],"message.":[98],"same":[100],"design":[101],"approaches":[102],"120":[103],"messages":[110],"(63.4":[111],"Virtex-4":[115],"FPGA":[116],"2.9":[118],"kSlices).":[119],"On":[120],"other":[122],"hand,":[123],"core":[126],"turns":[127],"out":[128],"to":[129],"be":[130],"most":[132],"compact":[133],"circuit":[134],"(only":[135],"5.8":[136],"kGE":[137],"ASIC,":[139,153],"370":[141],"Slices":[142],"FPGA)":[144],"achieving":[145],"2.4":[146],"(with":[148],"1.1":[155],"FPGA.":[158]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}