{"id":"https://openalex.org/W3141626530","doi":"https://doi.org/10.1109/date.2009.5090725","title":"Dimensioning heterogeneous MPSoCs via parallelism analysis","display_name":"Dimensioning heterogeneous MPSoCs via parallelism analysis","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W3141626530","doi":"https://doi.org/10.1109/date.2009.5090725","mag":"3141626530"},"language":"en","primary_location":{"id":"doi:10.1109/date.2009.5090725","doi":"https://doi.org/10.1109/date.2009.5090725","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090725","pdf_url":null,"source":{"id":"https://openalex.org/S4306418181","display_name":"Design, Automation, and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"B. Ristau","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"B. Ristau","raw_affiliation_strings":["Technical University of Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical University of Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":null,"display_name":"T. Limberg","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"T. Limberg","raw_affiliation_strings":["Technical University of Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical University of Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":null,"display_name":"O. Arnold","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"O. Arnold","raw_affiliation_strings":["Technical University of Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical University of Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022117288","display_name":"Gerhard Paul Fettweis","orcid":"https://orcid.org/0000-0003-4622-1311","observed_orcids":["https://orcid.org/0000-0003-4622-1311"]},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"G. Fettweis","raw_affiliation_strings":["Technical University of Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical University of Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":0.1931,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.4919368,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"554","last_page":"557"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9613999724388123,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9613999724388123,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.02930000051856041,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.003599999938160181,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/heterogeneous-mpsoc","display_name":"heterogeneous MPSoC","score":0.8679999709129333},{"id":"https://openalex.org/keywords/system-sizing","display_name":"system sizing","score":0.6669999957084656},{"id":"https://openalex.org/keywords/parallelism-analysis","display_name":"parallelism analysis","score":0.9610000252723694},{"id":"https://openalex.org/keywords/multicore-systems","display_name":"multi-core systems","score":0.7300000190734863},{"id":"https://openalex.org/keywords/many-core-architectures","display_name":"many-core architectures","score":0.6980000138282776},{"id":"https://openalex.org/keywords/performance-estimation","display_name":"performance estimation","score":0.8840000033378601},{"id":"https://openalex.org/keywords/embedded-computing","display_name":"embedded computing","score":0.7960000038146973}],"concepts":[{"id":"https://openalex.org/C89714869","wikidata":"https://www.wikidata.org/wiki/Q2280470","display_name":"Dimensioning","level":2,"score":0.8338299989700317},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8149927854537964},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.607425332069397},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.6018696427345276},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5102541446685791},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.46696168184280396},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.44920432567596436},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.4216023087501526},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4046418368816376},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37854593992233276},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08696937561035156},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08235862851142883},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2009.5090725","doi":"https://doi.org/10.1109/date.2009.5090725","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090725","pdf_url":null,"source":{"id":"https://openalex.org/S4306418181","display_name":"Design, Automation, and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"sustainable_development_goals_aurora":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1557098507","https://openalex.org/W1645097628","https://openalex.org/W1995225701","https://openalex.org/W2018885404","https://openalex.org/W2033453655","https://openalex.org/W2076726046","https://openalex.org/W2097911714","https://openalex.org/W2102468800","https://openalex.org/W2112778835","https://openalex.org/W2141480229","https://openalex.org/W2148548948","https://openalex.org/W2156417149","https://openalex.org/W2169180789","https://openalex.org/W2169528473","https://openalex.org/W4235713525","https://openalex.org/W4238754707","https://openalex.org/W4250661686","https://openalex.org/W6633194432","https://openalex.org/W6676539860"],"related_works":["https://openalex.org/W1562131159","https://openalex.org/W2367248359","https://openalex.org/W2379979386","https://openalex.org/W2980301606","https://openalex.org/W2363010132","https://openalex.org/W582258172","https://openalex.org/W1998726547","https://openalex.org/W2372259569","https://openalex.org/W4234886592","https://openalex.org/W4232555700"],"abstract_inverted_index":{"In":[0,82],"embedded":[1],"computing":[2],"we":[3,85],"face":[4],"a":[5,12,20,87,95],"continuously":[6],"growing":[7],"algorithm":[8],"complexity":[9,35],"combined":[10],"with":[11,30],"constantly":[13],"rising":[14],"number":[15,41,71],"of":[16,42,72,111],"applications":[17],"running":[18],"on":[19],"single":[21],"system.":[22],"Multi-core":[23],"systems":[24,66,93],"are":[25],"becoming":[26],"popular":[27],"to":[28,52,68,75,116],"cope":[29],"these":[31,92],"requirements.":[32],"Growing":[33],"computational":[34],"is":[36,67],"handled":[37],"by":[38],"increasing":[39],"the":[40,57,70],"cores":[43,73],"and":[44,79],"core":[45],"types":[46],"within":[47,100],"one":[48],"system":[49],"-":[50],"leading":[51],"heterogeneous":[53],"many-core":[54],"MPSoCs":[55],"in":[56,63],"near":[58],"future.":[59],"One":[60],"key":[61],"challenge":[62],"designing":[64],"such":[65],"determine":[69],"required":[74],"meet":[76],"performance,":[77],"power":[78],"area":[80],"constraints.":[81],"this":[83],"paper":[84],"present":[86],"methodology":[88,99,104],"that":[89],"helps":[90],"dimensioning":[91],"via":[94],"novel":[96],"parallelism":[97],"analysis":[98],"seconds.":[101],"The":[102],"presented":[103],"has":[105],"an":[106],"average":[107],"performance":[108],"estimation":[109],"error":[110],"less":[112],"than":[113],"4%":[114],"compared":[115],"transaction":[117],"level":[118],"simulation.":[119]},"counts_by_year":[{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-10-05T09:50:58.205359","created_date":"2025-10-10T00:00:00"}