{"id":"https://openalex.org/W3150739659","doi":"https://doi.org/10.1109/date.2009.5090723","title":"Heterogeneous coarse-grained processing elements: A template architecture for embedded processing acceleration","display_name":"Heterogeneous coarse-grained processing elements: A template architecture for embedded processing acceleration","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W3150739659","doi":"https://doi.org/10.1109/date.2009.5090723","mag":"3150739659"},"language":"en","primary_location":{"id":"doi:10.1109/date.2009.5090723","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090723","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/174614","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044467469","display_name":"Giovanni Ansaloni","orcid":"https://orcid.org/0000-0002-8940-3775"},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"G. Ansaloni","raw_affiliation_strings":["Faculty of Informatics, University of Lugano, Switzerland"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics, University of Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022989275","display_name":"Paolo Bonzini","orcid":null},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"P. Bonzini","raw_affiliation_strings":["Faculty of Informatics, University of Lugano, Switzerland"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics, University of Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001362973","display_name":"Laura Pozzi","orcid":"https://orcid.org/0000-0003-1083-8782"},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"L. Pozzi","raw_affiliation_strings":["Faculty of Informatics, University of Lugano, Switzerland"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics, University of Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5044467469"],"corresponding_institution_ids":["https://openalex.org/I57201433"],"apc_list":null,"apc_paid":null,"fwci":0.5276,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.71119882,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"24","issue":null,"first_page":"542","last_page":"547"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8227246999740601},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.8166720867156982},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7238767147064209},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6856529116630554},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6387423872947693},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.56074059009552},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5272318720817566},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5036372542381287},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4814109802246094},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4673469662666321},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.42859935760498047},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.4192137122154236},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2764270305633545}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8227246999740601},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.8166720867156982},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7238767147064209},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6856529116630554},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6387423872947693},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.56074059009552},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5272318720817566},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5036372542381287},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4814109802246094},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4673469662666321},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.42859935760498047},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.4192137122154236},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2764270305633545},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2009.5090723","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090723","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.tind.io:174614","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/174614","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"conference proceedings"}],"best_oa_location":{"id":"pmh:oai:infoscience.tind.io:174614","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/174614","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"conference proceedings"},"sustainable_development_goals":[{"score":0.4699999988079071,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W37253703","https://openalex.org/W100701962","https://openalex.org/W201652765","https://openalex.org/W1502361557","https://openalex.org/W1686420892","https://openalex.org/W2025787141","https://openalex.org/W2103742333","https://openalex.org/W2113560252","https://openalex.org/W2124889927","https://openalex.org/W2160450201","https://openalex.org/W3145237092","https://openalex.org/W4250486818","https://openalex.org/W6630154184","https://openalex.org/W6637151178"],"related_works":["https://openalex.org/W3103981520","https://openalex.org/W200972441","https://openalex.org/W2038220260","https://openalex.org/W1857140530","https://openalex.org/W1545578515","https://openalex.org/W1544665014","https://openalex.org/W2098458348","https://openalex.org/W2158008050","https://openalex.org/W2150194641","https://openalex.org/W2128620931"],"abstract_inverted_index":{"Reconfigurable":[0],"Architectures":[1],"are":[2,39],"good":[3],"candidates":[4],"for":[5],"application":[6],"accelerators":[7],"that":[8,98],"cannot":[9],"be":[10],"set":[11],"in":[12,28,79],"stone":[13],"at":[14,41],"production":[15],"time.":[16],"FPGAs":[17,71],"however,":[18],"often":[19],"suffer":[20],"from":[21],"the":[22,42,62],"area":[23],"and":[24,67,96],"performance":[25],"penalty":[26],"intrinsic":[27],"gate-level":[29],"reconfigurability.":[30],"To":[31],"reduce":[32],"this":[33,80],"overhead,":[34],"coarse-grained":[35],"reconfigurable":[36,40],"arrays":[37],"(CGRAs)":[38],"ALU":[43,94],"level,":[44],"but":[45],"a":[46,84,112],"successful":[47],"design":[48],"needs":[49],"more":[50],"than":[51],"computational":[52],"power-the":[53],"main":[54],"bottleneck":[55],"usually":[56],"being":[57],"memory":[58,68],"transfers.":[59],"Just":[60],"like":[61],"integration":[63],"of":[64,107],"hardwired":[65],"multiplier":[66],"blocks":[69],"enabled":[70],"to":[72,102],"efficiently":[73],"implement":[74],"digital":[75],"signal":[76],"processing":[77,91],"applications,":[78],"paper":[81],"we":[82],"study":[83],"customizable":[85],"architecture":[86],"template":[87],"based":[88],"on":[89,111],"heterogeneous":[90],"elements":[92],"(multipliers,":[93],"clusters":[95],"memories)":[97],"provides":[99],"enough":[100],"flexibility":[101],"realize":[103],"fast":[104],"pipelined":[105],"implementations":[106],"various":[108],"loop":[109],"kernels":[110],"CGRA.":[113]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}