{"id":"https://openalex.org/W3151280749","doi":"https://doi.org/10.1109/date.2009.5090712","title":"UMTS MPSoC design evaluation using a system level design framework","display_name":"UMTS MPSoC design evaluation using a system level design framework","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W3151280749","doi":"https://doi.org/10.1109/date.2009.5090712","mag":"3151280749"},"language":"en","primary_location":{"id":"doi:10.1109/date.2009.5090712","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090712","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006554658","display_name":"Douglas Densmore","orcid":"https://orcid.org/0000-0002-7666-6808"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Densmore","raw_affiliation_strings":["University of California, Berkeley, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091652975","display_name":"Alena Simalatsar","orcid":"https://orcid.org/0000-0001-9047-1305"},"institutions":[{"id":"https://openalex.org/I193223587","display_name":"University of Trento","ror":"https://ror.org/05trd4x28","country_code":"IT","type":"education","lineage":["https://openalex.org/I193223587"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Simalatsar","raw_affiliation_strings":["University of Trento, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Trento, Italy","institution_ids":["https://openalex.org/I193223587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053009380","display_name":"Abhijit Davare","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Davare","raw_affiliation_strings":["Intel Corporation, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020920533","display_name":"Roberto Passerone","orcid":"https://orcid.org/0000-0001-6315-1023"},"institutions":[{"id":"https://openalex.org/I193223587","display_name":"University of Trento","ror":"https://ror.org/05trd4x28","country_code":"IT","type":"education","lineage":["https://openalex.org/I193223587"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"R. Passerone","raw_affiliation_strings":["University of Trento, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Trento, Italy","institution_ids":["https://openalex.org/I193223587"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088660554","display_name":"Alberto Sangiovanni\u2010Vincentelli","orcid":"https://orcid.org/0000-0003-1298-8389"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Sangiovanni-Vincentelli","raw_affiliation_strings":["University of California, Berkeley, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3629,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.71248092,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"478","last_page":"483"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8761343359947205},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7972039580345154},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7394744157791138},{"id":"https://openalex.org/keywords/umts-frequency-bands","display_name":"UMTS frequency bands","score":0.6629995703697205},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6114023923873901},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5832459926605225},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5488090515136719},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.4596608877182007},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4573076069355011},{"id":"https://openalex.org/keywords/systems-design","display_name":"Systems design","score":0.42597317695617676},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.3691314160823822},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1556369662284851},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1512889266014099},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.14730584621429443},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14001184701919556}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8761343359947205},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7972039580345154},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7394744157791138},{"id":"https://openalex.org/C101618186","wikidata":"https://www.wikidata.org/wiki/Q3633928","display_name":"UMTS frequency bands","level":2,"score":0.6629995703697205},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6114023923873901},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5832459926605225},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5488090515136719},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.4596608877182007},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4573076069355011},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.42597317695617676},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3691314160823822},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1556369662284851},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1512889266014099},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.14730584621429443},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14001184701919556},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/date.2009.5090712","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090712","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:196592","is_oa":false,"landing_page_url":"http://infoscience.epfl.ch/record/196592","pdf_url":null,"source":{"id":"https://openalex.org/S4306400488","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:iris.unitn.it:11572/75489","is_oa":false,"landing_page_url":"http://hdl.handle.net/11572/75489","pdf_url":null,"source":{"id":"https://openalex.org/S4306401913","display_name":"Institutional Research Information System (Universit\u00e0 degli Studi di Trento)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I193223587","host_organization_name":"University of Trento","host_organization_lineage":["https://openalex.org/I193223587"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1567551938","https://openalex.org/W2016310205","https://openalex.org/W2108653502","https://openalex.org/W2128093174","https://openalex.org/W2134545467","https://openalex.org/W2146120183","https://openalex.org/W2150054640","https://openalex.org/W2150408604","https://openalex.org/W2153301577","https://openalex.org/W2503657378","https://openalex.org/W3139720199","https://openalex.org/W4234507875","https://openalex.org/W4240822846","https://openalex.org/W6676516989","https://openalex.org/W6682663378"],"related_works":["https://openalex.org/W2092181573","https://openalex.org/W2056447856","https://openalex.org/W2998838928","https://openalex.org/W2783693002","https://openalex.org/W2576551918","https://openalex.org/W2336368137","https://openalex.org/W4250379102","https://openalex.org/W2292393553","https://openalex.org/W1567432572","https://openalex.org/W2146527276"],"abstract_inverted_index":{"Rapid":[0],"design":[1,26,35,44,52],"space":[2,36],"exploration":[3,37],"with":[4,55,80],"accurate":[5],"models":[6],"is":[7],"necessary":[8],"to":[9,21,30],"improve":[10],"designer":[11],"productivity":[12],"at":[13],"the":[14,43,85],"electronic":[15],"system":[16],"level.":[17],"We":[18,41,73],"describe":[19],"how":[20],"use":[22],"a":[23,47,57,66],"new":[24],"event-based":[25],"framework,":[27],"Metro":[28,81],"II,":[29],"carry":[31],"out":[32],"simulation":[33,87],"and":[34,59,83],"of":[38,69],"multi-core":[39],"architectures.":[40],"illustrate":[42],"methodology":[45],"on":[46],"UMTS":[48],"data":[49],"link":[50],"layer":[51],"case":[53],"study":[54],"both":[56],"timed":[58],"untimed":[60],"functional":[61],"model":[62],"as":[63,65],"well":[64],"complete":[67],"set":[68],"MPSoC":[70],"architectural":[71],"services.":[72],"compare":[74],"different":[75],"architectures":[76],"(including":[77],"RTOSes)":[78],"explored":[79],"II":[82],"quantify":[84],"associated":[86],"overhead.":[88]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}