{"id":"https://openalex.org/W3146874818","doi":"https://doi.org/10.1109/date.2009.5090704","title":"MTJ-based nonvolatile logic-in-memory circuit, future prospects and issues","display_name":"MTJ-based nonvolatile logic-in-memory circuit, future prospects and issues","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W3146874818","doi":"https://doi.org/10.1109/date.2009.5090704","mag":"3146874818"},"language":"en","primary_location":{"id":"doi:10.1109/date.2009.5090704","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090704","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063736660","display_name":"Sachihiro Matsunaga","orcid":"https://orcid.org/0000-0003-3024-3559"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"S. Matsunaga","raw_affiliation_strings":["Laboratory of Brainware Systems, Research Institute of Electrical Communication (RIEC), University of Tohoku, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Laboratory of Brainware Systems, Research Institute of Electrical Communication (RIEC), University of Tohoku, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110602384","display_name":"Jun Hayakawa","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"J. Hayakawa","raw_affiliation_strings":["Hitachi Advanced Research Laboratory, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Hitachi Advanced Research Laboratory, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012267283","display_name":"Shoji Ikeda","orcid":"https://orcid.org/0000-0002-3925-4089"},"institutions":[{"id":"https://openalex.org/I4210125833","display_name":"Spintronics Research Network of Japan","ror":"https://ror.org/03bbyax37","country_code":"JP","type":"facility","lineage":["https://openalex.org/I201537933","https://openalex.org/I203951103","https://openalex.org/I4210125833","https://openalex.org/I74801974","https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Ikeda","raw_affiliation_strings":["Laboratory of Nanoelectronics and Spintronics, RIEC, University of Tohoku, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Laboratory of Nanoelectronics and Spintronics, RIEC, University of Tohoku, Sendai, Japan","institution_ids":["https://openalex.org/I4210125833"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101675678","display_name":"K. Miura","orcid":"https://orcid.org/0000-0002-3202-5259"},"institutions":[{"id":"https://openalex.org/I4210125833","display_name":"Spintronics Research Network of Japan","ror":"https://ror.org/03bbyax37","country_code":"JP","type":"facility","lineage":["https://openalex.org/I201537933","https://openalex.org/I203951103","https://openalex.org/I4210125833","https://openalex.org/I74801974","https://openalex.org/I98285908"]},{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Miura","raw_affiliation_strings":["Hitachi Advanced Research Laboratory, Tokyo, Japan","Laboratory of Nanoelectronics and Spintronics, RIEC, University of Tohoku, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Hitachi Advanced Research Laboratory, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]},{"raw_affiliation_string":"Laboratory of Nanoelectronics and Spintronics, RIEC, University of Tohoku, Sendai, Japan","institution_ids":["https://openalex.org/I4210125833"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083722186","display_name":"Tetsuo Endoh","orcid":"https://orcid.org/0000-0002-5583-3283"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Endoh","raw_affiliation_strings":["Center of Interdisciplinary Research, University of Tohoku, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Center of Interdisciplinary Research, University of Tohoku, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024066718","display_name":"Hajime Ohno","orcid":"https://orcid.org/0000-0001-7381-3078"},"institutions":[{"id":"https://openalex.org/I4210125833","display_name":"Spintronics Research Network of Japan","ror":"https://ror.org/03bbyax37","country_code":"JP","type":"facility","lineage":["https://openalex.org/I201537933","https://openalex.org/I203951103","https://openalex.org/I4210125833","https://openalex.org/I74801974","https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Ohno","raw_affiliation_strings":["Laboratory of Nanoelectronics and Spintronics, RIEC, University of Tohoku, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Laboratory of Nanoelectronics and Spintronics, RIEC, University of Tohoku, Sendai, Japan","institution_ids":["https://openalex.org/I4210125833"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062434040","display_name":"Takahiro Hanyu","orcid":"https://orcid.org/0000-0002-4397-8290"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Hanyu","raw_affiliation_strings":["Laboratory of Brainware Systems, Research Institute of Electrical Communication (RIEC), University of Tohoku, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Laboratory of Brainware Systems, Research Institute of Electrical Communication (RIEC), University of Tohoku, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5063736660"],"corresponding_institution_ids":["https://openalex.org/I201537933"],"apc_list":null,"apc_paid":null,"fwci":0.6968,"has_fulltext":false,"cited_by_count":73,"citation_normalized_percentile":{"value":0.72665285,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"433","last_page":"435"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6036630868911743},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5892249941825867},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.562054455280304},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.557201623916626},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5392341613769531},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.47034791111946106},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.45927268266677856},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4439810812473297},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.41800886392593384},{"id":"https://openalex.org/keywords/emitter-coupled-logic","display_name":"Emitter-coupled logic","score":0.41060811281204224},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3816038966178894},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3696403503417969},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36415332555770874},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3450188636779785},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2559763193130493},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1933135688304901},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.1552286148071289}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6036630868911743},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5892249941825867},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.562054455280304},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.557201623916626},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5392341613769531},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.47034791111946106},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.45927268266677856},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4439810812473297},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.41800886392593384},{"id":"https://openalex.org/C11644886","wikidata":"https://www.wikidata.org/wiki/Q173552","display_name":"Emitter-coupled logic","level":5,"score":0.41060811281204224},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3816038966178894},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3696403503417969},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36415332555770874},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3450188636779785},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2559763193130493},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1933135688304901},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.1552286148071289},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2009.5090704","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090704","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320309545","display_name":"Synopsys","ror":"https://ror.org/013by2m91"},{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1969911580","https://openalex.org/W2022359345","https://openalex.org/W2022691368","https://openalex.org/W2040775856","https://openalex.org/W2073091054","https://openalex.org/W2097283992","https://openalex.org/W2098306142","https://openalex.org/W2102653533","https://openalex.org/W2138670105","https://openalex.org/W3151953376","https://openalex.org/W4248420479","https://openalex.org/W6674436773","https://openalex.org/W6683816226"],"related_works":["https://openalex.org/W2017528947","https://openalex.org/W2001164331","https://openalex.org/W2096007426","https://openalex.org/W4231710159","https://openalex.org/W4206656053","https://openalex.org/W2030233713","https://openalex.org/W4214510975","https://openalex.org/W2055696912","https://openalex.org/W2167525841","https://openalex.org/W2103397326"],"abstract_inverted_index":{"Nonvolatile":[0],"logic-in-memory":[1,32,91,96],"architecture,":[2],"where":[3],"nonvolatile":[4,27,95],"memory":[5],"elements":[6],"are":[7,114],"distributed":[8],"over":[9],"a":[10,48,103],"logic-circuit":[11],"plane,":[12],"is":[13,52,81,98],"expected":[14],"to":[15,84],"realize":[16],"both":[17],"ultra-low-power":[18],"and":[19,78,100,108,112],"reduced":[20],"interconnection":[21],"delay.":[22],"This":[23],"paper":[24],"presents":[25],"novel":[26],"logic":[28,88],"circuits":[29],"based":[30],"on":[31],"architecture":[33],"using":[34,102],"magnetic":[35],"tunnel":[36],"junctions":[37],"(MTJs)":[38],"in":[39],"combination":[40],"with":[41,47,90],"MOS":[42,75],"transistors.":[43],"Since":[44],"the":[45,59,86],"MTJ":[46],"spin-injection":[49],"write":[50],"capability":[51],"only":[53],"one":[54],"device":[55],"that":[56],"has":[57],"all":[58],"following":[60],"superior":[61],"features":[62],"as":[63],"large":[64],"resistance":[65],"ratio,":[66],"virtually":[67],"unlimited":[68],"endurance,":[69],"fast":[70],"read/write":[71],"accessibility,":[72],"scalability,":[73],"complementary":[74],"(CMOS)-process":[76],"compatibility,":[77],"nonvolatility,":[79],"it":[80],"very":[82],"suited":[83],"implement":[85],"MOS/MTJ-hybrid":[87],"circuit":[89,97],"architecture.":[92],"A":[93],"concrete":[94],"designed":[99],"fabricated":[101],"0.18":[104],"mum":[105],"CMOS/MTJ":[106],"process,":[107],"its":[109],"future":[110],"prospects":[111],"issues":[113],"discussed.":[115]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":12},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":10},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":3}],"updated_date":"2026-03-27T14:29:43.386196","created_date":"2025-10-10T00:00:00"}