{"id":"https://openalex.org/W4236302577","doi":"https://doi.org/10.1109/date.2009.5090700","title":"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration","display_name":"ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W4236302577","doi":"https://doi.org/10.1109/date.2009.5090700"},"language":"en","primary_location":{"id":"doi:10.1109/date.2009.5090700","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090700","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation &amp; Test in Europe Conference &amp; Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073558386","display_name":"Andrew B. Kahng","orcid":"https://orcid.org/0000-0002-4490-5018"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A.B. Kahng","raw_affiliation_strings":["CSE, University of California, San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"CSE, University of California, San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100365238","display_name":"Bin Li","orcid":"https://orcid.org/0000-0002-9565-0991"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bin Li","raw_affiliation_strings":["EE Department, Princeton University, Princeton, NJ, USA"],"affiliations":[{"raw_affiliation_string":"EE Department, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057413185","display_name":"Li-Shiuan Peh","orcid":"https://orcid.org/0000-0001-9010-6519"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Li-Shiuan Peh","raw_affiliation_strings":["EE Department, Princeton University, Princeton, NJ, USA"],"affiliations":[{"raw_affiliation_string":"EE Department, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025604916","display_name":"Kambiz Samadi","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Samadi","raw_affiliation_strings":["ECE Departments, University of California, San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Departments, University of California, San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5073558386"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":67.3476,"has_fulltext":false,"cited_by_count":532,"citation_normalized_percentile":{"value":0.99965752,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"423","last_page":"428"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7500627040863037},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5950744152069092},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5754440426826477},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5618605017662048},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5312357544898987},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5032054781913757},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.47364819049835205},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4548313319683075},{"id":"https://openalex.org/keywords/stage","display_name":"Stage (stratigraphy)","score":0.43973231315612793},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4198976755142212},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1819424331188202},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12658807635307312},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11248168349266052}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7500627040863037},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5950744152069092},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5754440426826477},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5618605017662048},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5312357544898987},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5032054781913757},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.47364819049835205},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4548313319683075},{"id":"https://openalex.org/C146357865","wikidata":"https://www.wikidata.org/wiki/Q1123245","display_name":"Stage (stratigraphy)","level":2,"score":0.43973231315612793},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4198976755142212},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1819424331188202},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12658807635307312},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11248168349266052},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2009.5090700","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090700","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation &amp; Test in Europe Conference &amp; Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"},{"id":"https://openalex.org/F4320309292","display_name":"Princeton University","ror":"https://ror.org/00hx57361"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1575732703","https://openalex.org/W2001688233","https://openalex.org/W2022740893","https://openalex.org/W2043276498","https://openalex.org/W2062173292","https://openalex.org/W2068257545","https://openalex.org/W2104491047","https://openalex.org/W2105102111","https://openalex.org/W2113775750","https://openalex.org/W2118022726","https://openalex.org/W2123184444","https://openalex.org/W2142773463","https://openalex.org/W2144293278","https://openalex.org/W2154628372","https://openalex.org/W2156391618","https://openalex.org/W2165576183","https://openalex.org/W2166547347","https://openalex.org/W2172212694","https://openalex.org/W3140261852","https://openalex.org/W3140903683","https://openalex.org/W3147363670","https://openalex.org/W3147704862","https://openalex.org/W4235990555","https://openalex.org/W4241434521","https://openalex.org/W4242669587","https://openalex.org/W4244452576","https://openalex.org/W4244593655","https://openalex.org/W4255541183","https://openalex.org/W6650671608","https://openalex.org/W6675224354","https://openalex.org/W6681238743","https://openalex.org/W6684196667","https://openalex.org/W6792941224","https://openalex.org/W6826581013"],"related_works":["https://openalex.org/W2037960874","https://openalex.org/W1973069902","https://openalex.org/W2269990635","https://openalex.org/W2139127070","https://openalex.org/W1969623596","https://openalex.org/W2172169890","https://openalex.org/W1567432572","https://openalex.org/W2119904701","https://openalex.org/W4234221021","https://openalex.org/W2159184138"],"abstract_inverted_index":{"As":[0],"industry":[1],"moves":[2],"towards":[3],"many-core":[4],"chips,":[5],"networks-on-chip":[6],"(NoCs)":[7],"are":[8],"emerging":[9],"as":[10,114,116,188],"the":[11,16,21,37,64,70,101,124,135,147,155,168],"scalable":[12,72],"fabric":[13],"for":[14,50],"interconnecting":[15],"cores.":[17],"With":[18],"power":[19,29,40,52,110,143,164],"now":[20],"first-order":[22],"design":[23,88,150],"constraint,":[24],"early-stage":[25,51,162],"estimation":[26,53],"of":[27,54,94,100,170],"NoC":[28,39,61,87,149,163],"has":[30,44],"become":[31,192],"crucially":[32],"important.":[33],"ORION":[34,95,103,171],"was":[35],"amongst":[36],"first":[38],"models":[41,104,144,187],"released,":[42],"and":[43,69,118,158],"since":[45],"been":[46],"fairly":[47],"widely":[48],"used":[49],"NoCs.":[55],"However,":[56],"when":[57],"validated":[58],"against":[59,123],"recent":[60],"prototypes":[62],"-":[63,77],"Intel":[65,71,126],"80-core":[66],"Teraflops":[67],"chip":[68,76],"communications":[73],"core":[74],"(SCC)":[75],"we":[78,173],"saw":[79],"significant":[80],"deviation":[81],"that":[82,183],"can":[83],"lead":[84],"to":[85],"erroneous":[86],"choices.":[89],"This":[90],"prompted":[91],"our":[92],"development":[93],"2.0,":[96,172],"an":[97],"extensive":[98],"enhancement":[99],"original":[102,136],"which":[105],"includes":[106],"completely":[107],"new":[108,189],"subcomponent":[109],"models,":[111,113],"area":[112],"well":[115],"improved":[117],"updated":[119],"technology":[120,190],"models.":[121],"Validation":[122],"two":[125],"chips":[127],"confirms":[128,154],"a":[129,180],"substantial":[130],"improvement":[131],"in":[132],"accuracy":[133],"over":[134],"ORION.":[137],"A":[138],"case":[139],"study":[140],"with":[141],"these":[142],"plugged":[145],"within":[146,179],"COSI-OCC":[148],"space":[151],"exploration":[152],"tool":[153],"need":[156],"for,":[157],"value":[159],"of,":[160],"accurate":[161],"estimation.":[165],"To":[166],"ensure":[167],"longevity":[169],"will":[174],"be":[175],"releasing":[176],"it":[177],"wrapped":[178],"semi-automated":[181],"flow":[182],"automatically":[184],"updates":[185],"its":[186],"files":[191],"available.":[193]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":13},{"year":2021,"cited_by_count":17},{"year":2020,"cited_by_count":14},{"year":2019,"cited_by_count":23},{"year":2018,"cited_by_count":28},{"year":2017,"cited_by_count":29},{"year":2016,"cited_by_count":32},{"year":2015,"cited_by_count":50},{"year":2014,"cited_by_count":54},{"year":2013,"cited_by_count":66},{"year":2012,"cited_by_count":77}],"updated_date":"2026-03-27T14:29:43.386196","created_date":"2025-10-10T00:00:00"}
