{"id":"https://openalex.org/W3151320461","doi":"https://doi.org/10.1109/date.2009.5090690","title":"Power reduction of a 12-bit 40-MS/s pipeline ADC exploiting partial amplifier sharing","display_name":"Power reduction of a 12-bit 40-MS/s pipeline ADC exploiting partial amplifier sharing","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W3151320461","doi":"https://doi.org/10.1109/date.2009.5090690","mag":"3151320461"},"language":"en","primary_location":{"id":"doi:10.1109/date.2009.5090690","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090690","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10317/1256","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013362780","display_name":"Jos\u00e9 \u00c1ngel D\u00edaz\u2010Madrid","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J. A. Diaz-Madrid","raw_affiliation_strings":["Integrated Circuit Design - Analog, Fraunhofer Institute for Integrated Circuits, Erlangen, Germany","Integrated Circuit Design-Analog, Fraunhofer Institute of Integrated Circuits and Systems, Erlangen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Circuit Design - Analog, Fraunhofer Institute for Integrated Circuits, Erlangen, Germany","institution_ids":["https://openalex.org/I4210124274"]},{"raw_affiliation_string":"Integrated Circuit Design-Analog, Fraunhofer Institute of Integrated Circuits and Systems, Erlangen, Germany","institution_ids":["https://openalex.org/I4210124274"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002517940","display_name":"H. Neubauer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H. Neubauer","raw_affiliation_strings":["Integrated Circuit Design - Analog, Fraunhofer Institute for Integrated Circuits, Erlangen, Germany","Integrated Circuit Design-Analog, Fraunhofer Institute of Integrated Circuits and Systems, Erlangen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Circuit Design - Analog, Fraunhofer Institute for Integrated Circuits, Erlangen, Germany","institution_ids":["https://openalex.org/I4210124274"]},{"raw_affiliation_string":"Integrated Circuit Design-Analog, Fraunhofer Institute of Integrated Circuits and Systems, Erlangen, Germany","institution_ids":["https://openalex.org/I4210124274"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035833912","display_name":"H. Hauer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H. Hauer","raw_affiliation_strings":["Integrated Circuit Design - Analog, Fraunhofer Institute for Integrated Circuits, Erlangen, Germany","Integrated Circuit Design-Analog, Fraunhofer Institute of Integrated Circuits and Systems, Erlangen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Circuit Design - Analog, Fraunhofer Institute for Integrated Circuits, Erlangen, Germany","institution_ids":["https://openalex.org/I4210124274"]},{"raw_affiliation_string":"Integrated Circuit Design-Analog, Fraunhofer Institute of Integrated Circuits and Systems, Erlangen, Germany","institution_ids":["https://openalex.org/I4210124274"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072325815","display_name":"Gin\u00e9s Dom\u00e9nech\u2010Asensi","orcid":"https://orcid.org/0000-0002-2419-9275"},"institutions":[{"id":"https://openalex.org/I3123212020","display_name":"Universidad Polit\u00e9cnica de Cartagena","ror":"https://ror.org/02k5kx966","country_code":"ES","type":"education","lineage":["https://openalex.org/I3123212020"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"G. Domenech-Asensi","raw_affiliation_strings":["Dpto. de Electr\u00f3nica y Tecnolog\u00eda de Computadoras, Universidad Polit\u00e9cnica de Cartagena, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dpto. de Electr\u00f3nica y Tecnolog\u00eda de Computadoras, Universidad Polit\u00e9cnica de Cartagena, Spain","institution_ids":["https://openalex.org/I3123212020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063226771","display_name":"R. Ru\u0131\u0301z","orcid":"https://orcid.org/0000-0002-3890-8124"},"institutions":[{"id":"https://openalex.org/I3123212020","display_name":"Universidad Polit\u00e9cnica de Cartagena","ror":"https://ror.org/02k5kx966","country_code":"ES","type":"education","lineage":["https://openalex.org/I3123212020"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"R. Ruiz-Merino","raw_affiliation_strings":["Dpto. de Electr\u00f3nica y Tecnolog\u00eda de Computadoras, Universidad Polit\u00e9cnica de Cartagena, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dpto. de Electr\u00f3nica y Tecnolog\u00eda de Computadoras, Universidad Polit\u00e9cnica de Cartagena, Spain","institution_ids":["https://openalex.org/I3123212020"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3513,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.83054612,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"369","last_page":"373"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9810000061988831,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6662720441818237},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6399683356285095},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.588950514793396},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5689821243286133},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.5319013595581055},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4982795715332031},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3531780540943146},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.33829593658447266},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22143486142158508}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6662720441818237},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6399683356285095},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.588950514793396},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5689821243286133},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.5319013595581055},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4982795715332031},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3531780540943146},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.33829593658447266},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22143486142158508},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/date.2009.5090690","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090690","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},{"id":"pmh:oai:hispana.mcu.es:6492470","is_oa":false,"landing_page_url":"https://hispana.mcu.es/es/registros/registro.do?tipoRegistro=MTD&idBib=6492470","pdf_url":null,"source":{"id":"https://openalex.org/S4377196108","display_name":"Hispana","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObjcts"},{"id":"pmh:oai:repositorio.upct.es:10317/1256","is_oa":true,"landing_page_url":"http://hdl.handle.net/10317/1256","pdf_url":null,"source":{"id":"https://openalex.org/S4306401372","display_name":"Digital Repository (Polytechnic University of Cartagena)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I3123212020","host_organization_name":"Universidad Polit\u00e9cnica de Cartagena","host_organization_lineage":["https://openalex.org/I3123212020"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:repositorio.upct.es:10317/1256","is_oa":true,"landing_page_url":"http://hdl.handle.net/10317/1256","pdf_url":null,"source":{"id":"https://openalex.org/S4306401372","display_name":"Digital Repository (Polytechnic University of Cartagena)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I3123212020","host_organization_name":"Universidad Polit\u00e9cnica de Cartagena","host_organization_lineage":["https://openalex.org/I3123212020"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"score":0.8500000238418579,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2093123829","https://openalex.org/W2099432139","https://openalex.org/W2123816021","https://openalex.org/W2134404631","https://openalex.org/W2140830126","https://openalex.org/W2149641475","https://openalex.org/W2171787697","https://openalex.org/W2535451194","https://openalex.org/W4214744378","https://openalex.org/W6728743312"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4306968100","https://openalex.org/W2171986175","https://openalex.org/W2089791793","https://openalex.org/W2038858740","https://openalex.org/W1491218245","https://openalex.org/W3037187668","https://openalex.org/W2562383580"],"abstract_inverted_index":{"High":[0],"performance":[1,13,41,119],"analog-to-digital":[2],"converters":[3],"(ADC)":[4],"are":[5],"essential":[6],"elements":[7],"for":[8,52],"the":[9,26,68,73],"development":[10],"of":[11,22,56,67,106],"high":[12],"image":[14],"sensors.":[15],"These":[16],"circuits":[17,58],"need":[18],"a":[19,30,39,60,65,85,101,107,123,130],"big":[20],"number":[21],"ADCs":[23],"to":[24,42,89],"reach":[25],"required":[27],"resolution":[28],"at":[29],"specified":[31],"speed.":[32],"Moreover,":[33],"nowadays":[34],"power":[35,91],"dissipation":[36,92],"has":[37,83],"become":[38],"key":[40],"be":[43],"considered":[44],"in":[45,49,93,113],"analog":[46,74],"designs,":[47],"specially":[48],"those":[50],"developed":[51,112],"portable":[53],"devices.":[54],"Design":[55],"such":[57],"is":[59,120],"challenging":[61],"task":[62],"which":[63],"requires":[64],"combination":[66],"most":[69],"advanced":[70],"digital":[71],"circuit,":[72],"expertise":[75],"knowledge":[76],"and":[77,128],"an":[78],"iterative":[79],"design.":[80],"Amplifier":[81],"sharing":[82,104,133],"been":[84],"commonly":[86],"used":[87],"technique":[88],"reduce":[90],"pipelined":[94],"ADCs.":[95],"In":[96],"this":[97],"paper":[98],"we":[99],"present":[100],"partial":[102],"amplifier":[103,125,132],"topology":[105,127],"12":[108],"bit":[109],"pipeline":[110],"ADC,":[111],"0.35":[114],"mum":[115],"CMOS":[116],"process.":[117],"Its":[118],"compared":[121],"with":[122,129],"conventional":[124],"scaling":[126],"fully":[131],"one.":[134]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}