{"id":"https://openalex.org/W3140585965","doi":"https://doi.org/10.1109/date.2009.5090684","title":"Enabling concurrent clock and power gating in an industrial design flow","display_name":"Enabling concurrent clock and power gating in an industrial design flow","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W3140585965","doi":"https://doi.org/10.1109/date.2009.5090684","mag":"3140585965"},"language":"en","primary_location":{"id":"doi:10.1109/date.2009.5090684","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090684","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008111838","display_name":"L. Bolzani","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"L. Bolzani","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034581393","display_name":"Andrea Calimera","orcid":"https://orcid.org/0000-0001-5881-3811"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Calimera","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058379509","display_name":"Alberto Macii","orcid":"https://orcid.org/0000-0002-8869-5710"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Macii","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108136013","display_name":"Enrico Macii","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"E. Macii","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054377788","display_name":"M. Poncino","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Poncino","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5008111838"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":3.2898,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.9253734,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"334","last_page":"339"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.8544187545776367},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.7677813768386841},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7124420404434204},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6701515913009644},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5976051092147827},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5096621513366699},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.46851086616516113},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.46766817569732666},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4579111933708191},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4476175606250763},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.4422210454940796},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4141697883605957},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.40661874413490295},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3899232745170593},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3498676121234894},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3076614439487457},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24037542939186096},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20410197973251343},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.18650996685028076}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.8544187545776367},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7677813768386841},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7124420404434204},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6701515913009644},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5976051092147827},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5096621513366699},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.46851086616516113},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.46766817569732666},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4579111933708191},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4476175606250763},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.4422210454940796},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4141697883605957},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.40661874413490295},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3899232745170593},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3498676121234894},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3076614439487457},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24037542939186096},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20410197973251343},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.18650996685028076},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2009.5090684","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090684","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1996445094","https://openalex.org/W2105743938","https://openalex.org/W2109797003","https://openalex.org/W2113774150","https://openalex.org/W2119060381","https://openalex.org/W2119765938","https://openalex.org/W2131619025","https://openalex.org/W2151477922","https://openalex.org/W2152938140","https://openalex.org/W2154095011","https://openalex.org/W6677925612"],"related_works":["https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W4288055011","https://openalex.org/W2100360214","https://openalex.org/W2559451387","https://openalex.org/W2416253771","https://openalex.org/W2040807843","https://openalex.org/W2998118341","https://openalex.org/W2557143395","https://openalex.org/W205205291"],"abstract_inverted_index":{"Clock-gating":[0],"and":[1,13,72,108],"power-gating":[2,41,73],"have":[3],"proven":[4],"to":[5,34,65],"be":[6,21,32],"very":[7],"effective":[8],"solutions":[9],"for":[10,160],"reducing":[11],"dynamic":[12],"static":[14],"power,":[15],"respectively.":[16],"The":[17,163],"two":[18,106],"techniques":[19,107],"may":[20],"coupled":[22],"in":[23,87,125],"such":[24],"a":[25,99,118,126,147,170,175],"way":[26],"that":[27,91,109,130,139],"the":[28,36,40,54,88,105,123,135,143],"clock-gating":[29],"information":[30],"can":[31],"used":[33],"drive":[35],"control":[37],"signal":[38],"of":[39,128,137],"circuitry,":[42],"thus":[43],"providing":[44],"additional":[45],"leakage":[46,153],"minimization":[47],"conditions":[48],"w.r.t.":[49],"those":[50],"manually":[51],"inserted":[52],"by":[53,76,134,142,155],"designer.":[55],"This":[56,96],"conceptual":[57],"integration,":[58],"however,":[59],"poses":[60],"several":[61],"challenges":[62],"when":[63],"moved":[64],"industrial":[66,171],"design":[67,172],"flows.":[68],"Although":[69],"both":[70],"clock":[71],"are":[74,131,140],"supported":[75],"most":[77],"commercial":[78,113],"synthesis":[79,101],"tools,":[80],"their":[81],"combined":[82],"implementation":[83],"requires":[84],"some":[85],"flexibility":[86],"back-end":[89],"tools":[90],"is":[92],"not":[93],"currently":[94],"available.":[95],"paper":[97],"presents":[98],"layout-oriented":[100],"flow":[102,165],"which":[103],"integrates":[104],"relies":[110],"on":[111,169],"leading-edge,":[112],"EDA":[114],"tools.":[115],"Starting":[116],"from":[117],"gated-clock":[119],"netlist,":[120],"we":[121,150],"partition":[122],"circuit":[124],"number":[127],"clusters":[129],"implicitly":[132],"determined":[133],"groups":[136],"cells":[138],"clock-gated":[141],"same":[144],"register.":[145],"Using":[146],"row-based":[148],"granularity,":[149],"achieve":[151],"runtime":[152],"reduction":[154],"inserting":[156],"dedicated":[157],"sleep":[158],"transistors":[159],"each":[161],"cluster.":[162],"entire":[164],"has":[166],"been":[167],"benchmarked":[168],"mapped":[173],"onto":[174],"commercial,":[176],"65":[177],"nm":[178],"CMOS":[179],"technology":[180],"library.":[181]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}