{"id":"https://openalex.org/W4245833509","doi":"https://doi.org/10.1109/date.2009.5090680","title":"Fast and accurate protocol specific bus modeling using TLM 2.0","display_name":"Fast and accurate protocol specific bus modeling using TLM 2.0","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W4245833509","doi":"https://doi.org/10.1109/date.2009.5090680"},"language":"en","primary_location":{"id":"doi:10.1109/date.2009.5090680","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090680","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048987730","display_name":"H.W.M. van Moll","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"H.W.M. van Moll","raw_affiliation_strings":["Technical University Eindhoven, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Technical University Eindhoven, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032094439","display_name":"H. Corporaal","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"H. Corporaal","raw_affiliation_strings":["Technical University Eindhoven, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Technical University Eindhoven, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081462624","display_name":"V. Reyes","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"V. Reyes","raw_affiliation_strings":["NXP Semiconductors, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058930541","display_name":"M. Boonen","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"M. Boonen","raw_affiliation_strings":["NXP Semiconductors, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5048987730"],"corresponding_institution_ids":["https://openalex.org/I83019370"],"apc_list":null,"apc_paid":null,"fwci":3.0617,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.92695192,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"316","last_page":"319"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9804999828338623,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9804999828338623,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.9624000191688538,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9562000036239624,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9193294048309326},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8238050937652588},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.7772287130355835},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.618273913860321},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5940842628479004},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5602303147315979},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.5554128289222717},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.5546542406082153},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5464176535606384},{"id":"https://openalex.org/keywords/design-cycle","display_name":"Design cycle","score":0.5072585940361023},{"id":"https://openalex.org/keywords/system-level-simulation","display_name":"System-level simulation","score":0.4290658235549927},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.41354167461395264},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3580612540245056},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.21243876218795776},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.11773458123207092},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10699233412742615},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09178194403648376}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9193294048309326},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8238050937652588},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.7772287130355835},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.618273913860321},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5940842628479004},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5602303147315979},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.5554128289222717},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.5546542406082153},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5464176535606384},{"id":"https://openalex.org/C2982740150","wikidata":"https://www.wikidata.org/wiki/Q5249230","display_name":"Design cycle","level":2,"score":0.5072585940361023},{"id":"https://openalex.org/C2781207095","wikidata":"https://www.wikidata.org/wiki/Q24963836","display_name":"System-level simulation","level":2,"score":0.4290658235549927},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.41354167461395264},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3580612540245056},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.21243876218795776},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.11773458123207092},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10699233412742615},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09178194403648376},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2009.5090680","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090680","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:publications/981e785a-8a3f-49ad-af9c-a4fc19bf6ff6","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/981e785a-8a3f-49ad-af9c-a4fc19bf6ff6","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"van Moll, H W M, Corporaal, H, Reyes, V & Boonen, M 2009, Fast and accurate protocol specific bus modeling using TLM 2.0. in Proceedings - 2009 Design, Automation and Test in Europe Conference and Exhibition, DATE '09., 5090680, Institute of Electrical and Electronics Engineers, pp. 316-319, 2009 Design, Automation and Test in Europe Conference and Exhibition, DATE '09, Nice, France, 20/04/09. https://doi.org/10.1109/date.2009.5090680","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1525398417","https://openalex.org/W2532163536","https://openalex.org/W2266880325","https://openalex.org/W2069603759","https://openalex.org/W2533881872","https://openalex.org/W3146089259","https://openalex.org/W2112120387","https://openalex.org/W2136888643","https://openalex.org/W2349862842","https://openalex.org/W2553794327"],"abstract_inverted_index":{"The":[0],"need":[1,29],"to":[2,18,30,38,101,105],"have":[3],"Transaction":[4,52],"Level":[5,53],"models":[6,28,91],"early":[7],"in":[8,36,108],"the":[9,20,44,48,58,124,138,144],"design":[10,41],"cycle":[11,94,129],"is":[12,57,87,114],"becoming":[13],"more":[14,16],"and":[15,33,128],"important":[17],"shorten":[19],"development":[21],"times":[22],"of":[23,126],"complex":[24],"Systems-on-Chip":[25],"(SoC).":[26],"These":[27],"be":[31,106],"functional":[32],"timing":[34,85],"accurate":[35,95,130],"order":[37],"address":[39],"different":[40],"use-cases":[42,83,109],"during":[43],"SoC":[45],"development.":[46],"However":[47],"typical":[49],"issue":[50],"with":[51],"Modeling":[54],"(TLM)":[55],"techniques":[56],"accuracy":[59,86],"vs.":[60],"simulation":[61,70,112],"speed":[62,113],"trade-off.":[63],"Models":[64],"that":[65,78,92,122],"can":[66],"run":[67],"at":[68,75],"high":[69,111],"speeds":[71],"are":[72,93,96],"often":[73],"modeled":[74],"abstraction":[76],"levels":[77],"make":[79],"them":[80],"unsuitable":[81],"for":[82],"where":[84,110],"required.":[88],"Similarly,":[89],"most":[90],"inherently":[97],"too":[98],"slow":[99],"(due":[100],"clock":[102],"sensitive":[103],"processes)":[104],"used":[107],"key.":[115],"This":[116],"paper":[117],"introduces":[118],"a":[119],"new":[120,139],"methodology":[121],"enables":[123],"creation":[125],"fast":[127],"protocol":[131],"specific":[132],"bus-based":[133],"communication":[134],"models,":[135],"based":[136],"on":[137],"TLM":[140],"2.0":[141],"standard":[142],"from":[143],"Open":[145],"SystemC":[146],"Initiative":[147],"(OSCI).":[148]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}