{"id":"https://openalex.org/W3140634308","doi":"https://doi.org/10.1109/date.2009.5090676","title":"Bitstream relocation with local clock domains for partially reconfigurable FPGAs","display_name":"Bitstream relocation with local clock domains for partially reconfigurable FPGAs","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W3140634308","doi":"https://doi.org/10.1109/date.2009.5090676","mag":"3140634308"},"language":"en","primary_location":{"id":"doi:10.1109/date.2009.5090676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052432646","display_name":"Allen Flynn","orcid":"https://orcid.org/0000-0002-3471-3063"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Flynn","raw_affiliation_strings":["Department of Electrical and Computer Engineering NSF Center of High-Performance Reconfigurable Computing (CHREC), University of Florida, Gainesville, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering NSF Center of High-Performance Reconfigurable Computing (CHREC), University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102928781","display_name":"Ross Gordon","orcid":"https://orcid.org/0000-0003-1034-8695"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Gordon-Ross","raw_affiliation_strings":["Department of Electrical and Computer Engineering NSF Center of High-Performance Reconfigurable Computing (CHREC), University of Florida, Gainesville, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering NSF Center of High-Performance Reconfigurable Computing (CHREC), University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082898376","display_name":"Alan D. George","orcid":"https://orcid.org/0000-0001-9665-2879"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A.D. George","raw_affiliation_strings":["Department of Electrical and Computer Engineering NSF Center of High-Performance Reconfigurable Computing (CHREC), University of Florida, Gainesville, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering NSF Center of High-Performance Reconfigurable Computing (CHREC), University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"300","last_page":"303"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.9045904874801636},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7927724123001099},{"id":"https://openalex.org/keywords/relocation","display_name":"Relocation","score":0.7012168169021606},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6863185167312622},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43018287420272827},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3624000549316406},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.10670191049575806},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10343360900878906},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10258179903030396}],"concepts":[{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.9045904874801636},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7927724123001099},{"id":"https://openalex.org/C2779019381","wikidata":"https://www.wikidata.org/wiki/Q3499564","display_name":"Relocation","level":2,"score":0.7012168169021606},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6863185167312622},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43018287420272827},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3624000549316406},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.10670191049575806},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10343360900878906},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10258179903030396}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2009.5090676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6499999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2006998727","https://openalex.org/W2033685698","https://openalex.org/W2119747185","https://openalex.org/W3151912882","https://openalex.org/W4247401511"],"related_works":["https://openalex.org/W4319430423","https://openalex.org/W4390224957","https://openalex.org/W4323831234","https://openalex.org/W2544043553","https://openalex.org/W2121309702","https://openalex.org/W4311839959","https://openalex.org/W49599899","https://openalex.org/W3217774925","https://openalex.org/W2040087757","https://openalex.org/W2009741039"],"abstract_inverted_index":{"Partial":[0],"Reconfiguration":[1],"(PR)":[2],"of":[3,20,53,90,179],"FPGAs":[4,116],"presents":[5],"many":[6],"opportunities":[7],"for":[8,42,154,196],"application":[9,194],"design":[10,175],"flexibility,":[11],"enabling":[12,129],"tasks":[13],"to":[14,31,75,77,86,117,132,139,147,159],"dynamically":[15],"swap":[16],"in":[17,51,61,97,113],"and":[18,56,94,181,202],"out":[19],"the":[21,114],"FPGA":[22],"without":[23],"entire":[24],"system":[25],"interruption.":[26],"However,":[27,81,177],"mapping":[28],"a":[29,38,71,140,204],"task":[30],"any":[32,78],"available":[33,79],"PR":[34,174],"region":[35],"(PRR)":[36],"requires":[37],"unique":[39],"partial":[40,62,73,92,182],"bitstream":[41,54,63,74,183],"each":[43,130,155,160],"PRR.":[44,80,161],"This":[45],"replication":[46],"can":[47,65,104,123],"introduce":[48,163],"significant":[49],"overheads":[50,68],"terms":[52],"storage":[55],"communication":[57],"requirements.":[58],"Previous":[59],"research":[60],"relocation":[64,184],"alleviate":[66],"these":[67],"by":[69,107],"transforming":[70],"single":[72,141],"map":[76],"careful":[82],"steps":[83],"are":[84],"necessary":[85],"ensure":[87],"proper":[88],"functionality":[89],"relocated":[91],"bitstreams":[93],"may":[95],"result":[96],"clock":[98,110,120,127,135,143,151,157,167],"routing":[99,102],"inefficiencies.":[100],"These":[101],"inefficiencies":[103],"be":[105],"alleviated":[106],"using":[108],"regional":[109],"resources":[111],"introduced":[112],"Virtex-4":[115],"implement":[118],"local":[119,126,166],"domains.":[121],"PRRs":[122],"internally":[124],"drive":[125],"domains,":[128],"PRR":[131],"vary":[133],"its":[134],"frequency":[136],"with":[137],"respect":[138],"global":[142,150],"signal,":[144],"as":[145],"opposed":[146],"sending":[148],"multiple":[149],"signals":[152],"(one":[153],"desired":[156],"frequency)":[158],"We":[162],"this":[164,189,197],"novel":[165],"domain":[168],"(LCD)":[169],"concept,":[170],"which":[171],"provides":[172],"enhanced":[173],"flexibility.":[176],"integration":[178,200,206],"LCDs":[180],"introduces":[185],"new":[186],"challenges.":[187],"In":[188],"paper,":[190],"we":[191],"identify":[192],"motivating":[193],"domains":[195],"integration,":[198],"analyze":[199],"benefits,":[201],"provide":[203],"detailed":[205],"methodology.":[207]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":5}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}