{"id":"https://openalex.org/W3151912882","doi":"https://doi.org/10.1109/date.2009.5090669","title":"SCORES: A scalable and parametric streams-based communication architecture for modular reconfigurable systems","display_name":"SCORES: A scalable and parametric streams-based communication architecture for modular reconfigurable systems","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W3151912882","doi":"https://doi.org/10.1109/date.2009.5090669","mag":"3151912882"},"language":"en","primary_location":{"id":"doi:10.1109/date.2009.5090669","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090669","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056963541","display_name":"Abelardo Jara-Berrocal","orcid":null},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Jara-Berrocal","raw_affiliation_strings":["NSF Center of High-Performance Reconfigurable Computing (CHREC), ECE Department, University of Florida, Gainesville, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NSF Center of High-Performance Reconfigurable Computing (CHREC), ECE Department, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102928781","display_name":"Ross Gordon","orcid":"https://orcid.org/0000-0003-1034-8695"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Gordon-Ross","raw_affiliation_strings":["NSF Center of High-Performance Reconfigurable Computing (CHREC), ECE Department, University of Florida, Gainesville, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NSF Center of High-Performance Reconfigurable Computing (CHREC), ECE Department, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"268","last_page":"273"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.840725302696228},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7369457483291626},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6509562730789185},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5477891564369202},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5448957681655884},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5273657441139221},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.527061939239502},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5059632658958435},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4955180883407593},{"id":"https://openalex.org/keywords/data-stream-mining","display_name":"Data stream mining","score":0.4434267282485962},{"id":"https://openalex.org/keywords/low-latency","display_name":"Low latency (capital markets)","score":0.41737863421440125},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.4109797477722168},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34971535205841064},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2980474531650543},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09745281934738159},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09267109632492065}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.840725302696228},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7369457483291626},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6509562730789185},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5477891564369202},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5448957681655884},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5273657441139221},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.527061939239502},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5059632658958435},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4955180883407593},{"id":"https://openalex.org/C89198739","wikidata":"https://www.wikidata.org/wiki/Q3079880","display_name":"Data stream mining","level":2,"score":0.4434267282485962},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.41737863421440125},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.4109797477722168},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34971535205841064},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2980474531650543},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09745281934738159},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09267109632492065},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2009.5090669","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090669","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7200000286102295,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W111777319","https://openalex.org/W2074551907","https://openalex.org/W2111978289","https://openalex.org/W2117300381","https://openalex.org/W2160642395","https://openalex.org/W2162944278","https://openalex.org/W2163590199","https://openalex.org/W2165666359","https://openalex.org/W4205608751","https://openalex.org/W4247438847","https://openalex.org/W4252257803","https://openalex.org/W6604572552","https://openalex.org/W6684387282","https://openalex.org/W6805453576"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2129767422","https://openalex.org/W3205411230","https://openalex.org/W4286899009","https://openalex.org/W9168048","https://openalex.org/W4300849822","https://openalex.org/W4376480820","https://openalex.org/W3155891479","https://openalex.org/W3029351463","https://openalex.org/W4308600690"],"abstract_inverted_index":{"Parallel":[0],"architectures":[1],"have":[2],"become":[3],"an":[4],"increasingly":[5],"popular":[6],"method":[7],"in":[8,37],"which":[9],"to":[10,20],"achieve":[11],"high":[12],"performance":[13],"with":[14],"low":[15,84],"power":[16],"consumption.":[17],"In":[18,39],"order":[19],"leverage":[21],"these":[22],"benefits,":[23],"applications":[24],"are":[25],"decomposed":[26],"into":[27],"multiple":[28],"computational":[29],"modules":[30],"(tasks)":[31],"that":[32],"collectively":[33],"operate":[34],"and":[35,46,72,87],"communicate":[36],"parallel.":[38],"this":[40],"paper,":[41],"we":[42],"present":[43],"a":[44,81],"scalable":[45],"highly":[47],"parametric":[48],"streams-based":[49],"communication":[50,54,61,86],"architecture":[51,62],"for":[52,55,83],"inter-module":[53],"FPGA-based":[56],"systems":[57],"-":[58],"SCORES.":[59],"This":[60],"improves":[63],"on":[64],"previous":[65],"methods":[66],"by":[67],"providing":[68,80],"increased":[69],"application":[70],"specialization":[71],"heterogeneous":[73],"module":[74],"clock":[75],"frequencies,":[76],"as":[77,79],"well":[78],"means":[82],"latency":[85],"data":[88],"throughput":[89],"guarantees.":[90]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}