{"id":"https://openalex.org/W3147383607","doi":"https://doi.org/10.1109/date.2009.5090659","title":"Cache aware compression for processor debug support","display_name":"Cache aware compression for processor debug support","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W3147383607","doi":"https://doi.org/10.1109/date.2009.5090659","mag":"3147383607"},"language":"en","primary_location":{"id":"doi:10.1109/date.2009.5090659","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090659","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047713043","display_name":"Anant Vishnoi","orcid":null},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. Vishnoi","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027215692","display_name":"Preeti Ranjan Panda","orcid":"https://orcid.org/0000-0002-2508-7531"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P.R. Panda","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102857440","display_name":"S. Balakrishnan","orcid":"https://orcid.org/0009-0000-2568-0151"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M. Balakrishnan","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5362,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.71508327,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"208","last_page":"213"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.838714599609375},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7600577473640442},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6606689691543579},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.6149387955665588},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6062924265861511},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5778282880783081},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.5680556893348694},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.5655176043510437},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.5556991696357727},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46034008264541626},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4539300501346588},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4481948912143707},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.43907737731933594},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35007524490356445},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.25551867485046387}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.838714599609375},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7600577473640442},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6606689691543579},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.6149387955665588},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6062924265861511},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5778282880783081},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.5680556893348694},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5655176043510437},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.5556991696357727},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46034008264541626},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4539300501346588},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4481948912143707},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.43907737731933594},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35007524490356445},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.25551867485046387}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2009.5090659","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090659","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W111336922","https://openalex.org/W1589156006","https://openalex.org/W1824572848","https://openalex.org/W1976494130","https://openalex.org/W2101740426","https://openalex.org/W2107745473","https://openalex.org/W2110099960","https://openalex.org/W2120459733","https://openalex.org/W2138416575","https://openalex.org/W2148559330","https://openalex.org/W2157954764","https://openalex.org/W2162979607","https://openalex.org/W2167181671","https://openalex.org/W2168886965","https://openalex.org/W4242031573","https://openalex.org/W6644465492","https://openalex.org/W6675325827","https://openalex.org/W6676387982","https://openalex.org/W6677597770","https://openalex.org/W6684837310"],"related_works":["https://openalex.org/W2399041033","https://openalex.org/W2141363922","https://openalex.org/W2162744059","https://openalex.org/W2088347047","https://openalex.org/W2072955902","https://openalex.org/W3140186264","https://openalex.org/W2000122388","https://openalex.org/W12620440","https://openalex.org/W1576527819","https://openalex.org/W2404820046"],"abstract_inverted_index":{"During":[0],"post-silicon":[1],"processor":[2],"debugging,":[3],"we":[4,60],"need":[5],"to":[6,43,49,62,96],"frequently":[7],"capture":[8],"and":[9,54,93,127],"dump":[10],"out":[11],"the":[12,16,25,33,51,64,90,105,116],"internal":[13,19],"state":[14,20],"of":[15,27,31,38,89],"processor.":[17],"Since":[18],"constitutes":[21],"all":[22],"memory":[23],"elements,":[24],"bulk":[26],"which":[28],"is":[29,35],"composed":[30],"cache,":[32],"problem":[34],"essentially":[36],"that":[37,86,104,114,133],"transferring":[39],"cache":[40,65,78,91],"contents":[41,66],"off-chip,":[42],"a":[44,73,81,129,140],"logic":[45,57],"analyzer.":[46],"In":[47],"order":[48],"reduce":[50],"transfer":[52,144],"time":[53],"save":[55],"expensive":[56],"analyzer":[58],"memory,":[59],"propose":[61],"compress":[63],"on":[67],"their":[68,94],"way":[69],"out.":[70],"We":[71,124],"present":[72],"hardware":[74],"compression":[75,111,131,136],"engine":[76],"for":[77],"data":[79,117],"using":[80],"Cache":[82],"Aware":[83],"Compression":[84],"strategy":[85],"exploits":[87],"knowledge":[88],"fields":[92],"behavior":[95],"achieve":[97],"an":[98],"effective":[99],"compression.":[100],"Experimental":[101],"results":[102,107],"indicate":[103],"technique":[106],"in":[108,139,143],"7-31%":[109],"better":[110],"than":[112],"one":[113,120],"treats":[115],"as":[118],"just":[119],"long":[121],"bit":[122],"stream.":[123],"also":[125],"describe":[126],"evaluate":[128],"parallel":[130],"architecture":[132],"uses":[134],"multiple":[135],"engines,":[137],"resulting":[138],"54%":[141],"reduction":[142],"time.":[145]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}