{"id":"https://openalex.org/W3140638863","doi":"https://doi.org/10.1109/date.2008.4484925","title":"Test Scheduling for Wafer-Level Test-During-Burn-In of Core-Based SoCs","display_name":"Test Scheduling for Wafer-Level Test-During-Burn-In of Core-Based SoCs","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W3140638863","doi":"https://doi.org/10.1109/date.2008.4484925","mag":"3140638863"},"language":"en","primary_location":{"id":"doi:10.1109/date.2008.4484925","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484925","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083568419","display_name":"Sudarshan Bahukudumbi","orcid":null},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudarshan Bahukudumbi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033880864","display_name":"Krishnendu Chakrabarty","orcid":"https://orcid.org/0000-0003-4475-6435"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishnendu Chakrabarty","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034192745","display_name":"Richard Kacprowicz","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Richard Kacprowicz","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.33122363,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1103","last_page":"1106"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/burn-in","display_name":"Burn-in","score":0.9001059532165527},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5563235282897949},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5456035137176514},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5187482833862305},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4845280051231384},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.4796203076839447},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.47623446583747864},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4333553910255432},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.35135865211486816},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34636855125427246},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10781484842300415}],"concepts":[{"id":"https://openalex.org/C179707776","wikidata":"https://www.wikidata.org/wiki/Q662895","display_name":"Burn-in","level":2,"score":0.9001059532165527},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5563235282897949},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5456035137176514},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5187482833862305},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4845280051231384},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.4796203076839447},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.47623446583747864},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4333553910255432},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.35135865211486816},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34636855125427246},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10781484842300415},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2008.4484925","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484925","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8500000238418579,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1979011970","https://openalex.org/W2100927656","https://openalex.org/W2109971199","https://openalex.org/W2114165504","https://openalex.org/W2127913861","https://openalex.org/W2128499311","https://openalex.org/W2165642910","https://openalex.org/W2168292191","https://openalex.org/W2917987420","https://openalex.org/W6677086231"],"related_works":["https://openalex.org/W4251918988","https://openalex.org/W2353008372","https://openalex.org/W1986287575","https://openalex.org/W2171912619","https://openalex.org/W2150551164","https://openalex.org/W4390615892","https://openalex.org/W4238355107","https://openalex.org/W1998662473","https://openalex.org/W1988252515","https://openalex.org/W4382130817"],"abstract_inverted_index":{"Wafer-level":[0],"test":[1,14,91],"during":[2,33,40,82],"burn-in":[3,16],"(WLTBI)":[4],"has":[5],"recently":[6],"emerged":[7],"as":[8],"a":[9,28,62],"promising":[10],"technique":[11,64,106],"to":[12,36,75,88],"reduce":[13],"and":[15,54,103],"costs":[17],"in":[18,31,79],"semiconductor":[19],"manufacturing.":[20],"However,":[21],"the":[22,41,44,55,71,77,90,104],"testing":[23],"of":[24,27,43,52,67],"multiple":[25],"cores":[26],"system-on-chip":[29],"(SoC)":[30],"parallel":[32],"WLTBI":[34,66],"leads":[35],"constantly-varying":[37],"device":[38],"power":[39,47,80],"duration":[42],"test.":[45,83],"This":[46],"variation":[48,78],"adversely":[49],"affects":[50],"predictions":[51],"temperature":[53],"time":[56],"required":[57],"for":[58,65,98],"burn-in.":[59],"We":[60],"present":[61],"test-scheduling":[63],"core-based":[68],"SoCs,":[69],"where":[70],"primary":[72],"objective":[73,86],"is":[74,87,107],"minimize":[76,89],"consumption":[81],"A":[84],"secondary":[85],"application":[92],"time.":[93],"Simulation":[94],"results":[95],"are":[96],"presented":[97],"two":[99,110],"ITC'02":[100],"SoC":[101],"benchmarks,":[102],"proposed":[105],"compared":[108],"with":[109],"baseline":[111],"methods.":[112]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}