{"id":"https://openalex.org/W4239273085","doi":"https://doi.org/10.1109/date.2008.4484913","title":"Zero-Efficient Buffer Design for Reliable Network-on-Chip in Tiled Chip-Multi-Processor","display_name":"Zero-Efficient Buffer Design for Reliable Network-on-Chip in Tiled Chip-Multi-Processor","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W4239273085","doi":"https://doi.org/10.1109/date.2008.4484913"},"language":"en","primary_location":{"id":"doi:10.1109/date.2008.4484913","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484913","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100384682","display_name":"Jun Wang","orcid":"https://orcid.org/0000-0002-0926-4761"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Wang","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy and Sciences, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy and Sciences, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053655509","display_name":"Hongbo Zeng","orcid":"https://orcid.org/0000-0002-1432-5979"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongbo Zeng","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy and Sciences, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy and Sciences, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057366605","display_name":"Kun Huang","orcid":"https://orcid.org/0000-0002-8530-370X"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kun Huang","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy and Sciences, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy and Sciences, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100326058","display_name":"Ge Zhang","orcid":"https://orcid.org/0000-0002-0064-2906"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ge Zhang","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy and Sciences, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy and Sciences, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102013534","display_name":"Yan Tang","orcid":"https://orcid.org/0000-0003-1149-4272"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yan Tang","raw_affiliation_strings":["Ohio State Uinversity, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ohio State Uinversity, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"792","last_page":"795"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10179","display_name":"Supercapacitor Materials and Fabrication","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.698185384273529},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6937112808227539},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6725642085075378},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6444296836853027},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.596416175365448},{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.5296860933303833},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5244241952896118},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.510767936706543},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.502877414226532},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4754702150821686},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4596957266330719},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.4422883093357086},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4209012985229492},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.41930192708969116},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3802057206630707},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3661876916885376},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.209843248128891},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16555124521255493},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15191352367401123},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08803924918174744},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06538134813308716}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.698185384273529},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6937112808227539},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6725642085075378},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6444296836853027},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.596416175365448},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.5296860933303833},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5244241952896118},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.510767936706543},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.502877414226532},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4754702150821686},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4596957266330719},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.4422883093357086},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4209012985229492},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.41930192708969116},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3802057206630707},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3661876916885376},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.209843248128891},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16555124521255493},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15191352367401123},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08803924918174744},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06538134813308716},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2008.4484913","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484913","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1996224929","https://openalex.org/W2034823881","https://openalex.org/W2109681980","https://openalex.org/W2123184444","https://openalex.org/W2148371977","https://openalex.org/W2155131052","https://openalex.org/W2554621958","https://openalex.org/W4238549726","https://openalex.org/W6676231733","https://openalex.org/W6682183459"],"related_works":["https://openalex.org/W2388672758","https://openalex.org/W2135981148","https://openalex.org/W2144357574","https://openalex.org/W2754086592","https://openalex.org/W3117657225","https://openalex.org/W1966325333","https://openalex.org/W2065289416","https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W2402469790"],"abstract_inverted_index":{"Network-on-chip":[0],"(NoC)":[1],"is":[2,17,42,56],"a":[3,25,79],"promising":[4],"solution":[5],"for":[6,50],"efficient":[7],"interconnection":[8],"between":[9],"processor":[10],"cores":[11],"in":[12,32,44,48,84],"chip-multi-processor":[13],"(CMP).":[14],"This":[15],"paper":[16],"focusing":[18],"on":[19],"the":[20,28,45,61],"energy-efficient":[21],"design":[22,55],"of":[23,27,40],"buffers,":[24],"group":[26],"most":[29],"important":[30],"components":[31],"NoC.":[33],"From":[34],"our":[35,85],"investigation,":[36],"an":[37],"overwhelming":[38],"majority":[39],"\"zero\"":[41],"contained":[43],"packets":[46],"transmitting":[47],"NoC":[49],"CMP.":[51],"A":[52],"zero-efficient":[53],"buffer":[54],"proposed":[57],"as":[58,60],"well":[59],"error":[62],"control":[63],"scheme.":[64],"Compared":[65],"with":[66],"conventional":[67],"design,":[68],"up":[69],"to":[70],"43%":[71],"energy":[72],"consumption":[73],"can":[74],"be":[75],"saved.":[76],"We":[77],"use":[78],"90":[80],"nm":[81],"CMOS":[82],"process":[83],"simulation.":[86]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}