{"id":"https://openalex.org/W3139720199","doi":"https://doi.org/10.1109/date.2008.4484897","title":"Source-Level Timing Annotation and Simulation for a Heterogeneous Multiprocessor","display_name":"Source-Level Timing Annotation and Simulation for a Heterogeneous Multiprocessor","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W3139720199","doi":"https://doi.org/10.1109/date.2008.4484897","mag":"3139720199"},"language":"en","primary_location":{"id":"doi:10.1109/date.2008.4484897","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484897","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088768077","display_name":"Trevor Meyerowitz","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Trevor Meyerowitz","raw_affiliation_strings":["University of California Berkeley, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088660554","display_name":"Alberto Sangiovanni\u2010Vincentelli","orcid":"https://orcid.org/0000-0003-1298-8389"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alberto Sangiovanni-Vincentelli","raw_affiliation_strings":["University of California Berkeley, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091033667","display_name":"Mirko Sauermann","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mirko Sauermann","raw_affiliation_strings":["Infineon Technologies, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042824712","display_name":"Dominik Langen","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Dominik Langen","raw_affiliation_strings":["Infineon Technologies, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.4118,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.93670886,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"276","last_page":"279"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8688197135925293},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6500054597854614},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.6468923091888428},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.5372886657714844},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4911017417907715},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47412776947021484},{"id":"https://openalex.org/keywords/host","display_name":"Host (biology)","score":0.4671897888183594},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4471568465232849},{"id":"https://openalex.org/keywords/source-code","display_name":"Source code","score":0.41547659039497375},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41237878799438477},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.334712415933609},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32431942224502563},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.293485164642334}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8688197135925293},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6500054597854614},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.6468923091888428},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.5372886657714844},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4911017417907715},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47412776947021484},{"id":"https://openalex.org/C126831891","wikidata":"https://www.wikidata.org/wiki/Q221673","display_name":"Host (biology)","level":2,"score":0.4671897888183594},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4471568465232849},{"id":"https://openalex.org/C43126263","wikidata":"https://www.wikidata.org/wiki/Q128751","display_name":"Source code","level":2,"score":0.41547659039497375},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41237878799438477},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.334712415933609},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32431942224502563},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.293485164642334},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2008.4484897","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484897","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2107920087","https://openalex.org/W2113311900","https://openalex.org/W2114084469","https://openalex.org/W2503657378","https://openalex.org/W3146211200","https://openalex.org/W4232751114"],"related_works":["https://openalex.org/W2534771569","https://openalex.org/W2037547261","https://openalex.org/W4311812695","https://openalex.org/W2117788426","https://openalex.org/W4242015792","https://openalex.org/W3011583392","https://openalex.org/W2291920536","https://openalex.org/W2164535554","https://openalex.org/W2019451907","https://openalex.org/W2084925448"],"abstract_inverted_index":{"A":[0],"generic":[1],"and":[2,43,88],"retargetable":[3],"tool":[4],"flow":[5,97],"is":[6,77,140],"presented":[7],"that":[8],"enables":[9],"the":[10,41,46,51,62,69,80,93,138],"export":[11],"of":[12,126,131],"timing":[13,73],"data":[14],"from":[15,36,145],"software":[16],"running":[17,37],"on":[18,40,92,128],"a":[19,25,56,107,129,134],"cycle-accurate":[20,124],"Virtual":[21],"Prototype":[22],"(VP)":[23],"to":[24,50,113,147],"concurrent":[26],"functional":[27,59],"simulator.":[28],"First,":[29],"an":[30,38,122],"annotation":[31],"framework":[32],"takes":[33],"information":[34],"gathered":[35],"application":[39],"VP":[42,70,125],"automatically":[44],"annotates":[45],"line-level":[47],"delays":[48],"back":[49],"original":[52],"source":[53,64],"code.":[54],"Then,":[55],"SystemC-based":[57],"timed":[58],"simulator":[60,76],"runs":[61],"annotated":[63],"code":[65],"much":[66],"faster":[67],"than":[68],"while":[71],"preserving":[72],"accuracy.":[74],"This":[75,96],"API-compatible":[78],"with":[79,121,143],"multiprocessor's":[81],"operating":[82],"system.":[83],"Therefore,":[84],"it":[85],"can":[86],"compile":[87],"run":[89],"unmodified":[90],"applications":[91],"host":[94],"PC.":[95],"has":[98],"been":[99],"implemented":[100],"for":[101],"MuSIC":[102,127],"(Multiple":[103],"SIMD":[104],"Cores)":[105],"[6],":[106],"heterogeneous":[108],"multiprocessor":[109,135],"developed":[110],"at":[111],"Infineon":[112],"support":[114],"Software":[115],"Defined":[116],"Radio":[117],"(SDR).":[118],"When":[119],"compared":[120],"optimized":[123],"variety":[130],"tests,":[132],"including":[133],"JPEG":[136],"encoder,":[137],"accuracy":[139],"within":[141],"20%,":[142],"speedups":[144],"10x":[146],"1000x.":[148]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":6}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}