{"id":"https://openalex.org/W4233229306","doi":"https://doi.org/10.1109/date.2008.4484878","title":"GMDS: Hardware implementation of novel real output queuing architecture","display_name":"GMDS: Hardware implementation of novel real output queuing architecture","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W4233229306","doi":"https://doi.org/10.1109/date.2008.4484878"},"language":"en","primary_location":{"id":"doi:10.1109/date.2008.4484878","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484878","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030780797","display_name":"R. Arteaga","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Arteaga","raw_affiliation_strings":["Institute for applied Microelectronics, Las Palmas, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for applied Microelectronics, Las Palmas, Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083463163","display_name":"F. Tobajas","orcid":"https://orcid.org/0000-0002-3379-5052"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"F. Tobajas","raw_affiliation_strings":["Institute for applied Microelectronics, Las Palmas, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for applied Microelectronics, Las Palmas, Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065887154","display_name":"R. Esper-Chain","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Esper-Chain","raw_affiliation_strings":["Institute for applied Microelectronics, Las Palmas, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for applied Microelectronics, Las Palmas, Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017773380","display_name":"V. de Armas","orcid":"https://orcid.org/0000-0002-1017-8107"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"V. de Armas","raw_affiliation_strings":["Institute for applied Microelectronics, Las Palmas, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for applied Microelectronics, Las Palmas, Spain","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047871791","display_name":"Roberto Sarmiento","orcid":"https://orcid.org/0000-0002-4843-0507"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Roberto Sarmiento","raw_affiliation_strings":["Institute for applied Microelectronics, Las Palmas, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for applied Microelectronics, Las Palmas, Spain","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2546,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.51990095,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1450","last_page":"1455"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/backplane","display_name":"Backplane","score":0.8661909103393555},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7867609262466431},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.7094138860702515},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6251413822174072},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6175991296768188},{"id":"https://openalex.org/keywords/quality-of-service","display_name":"Quality of service","score":0.5406385064125061},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.5392389297485352},{"id":"https://openalex.org/keywords/queueing-theory","display_name":"Queueing theory","score":0.5332719087600708},{"id":"https://openalex.org/keywords/gigabit","display_name":"Gigabit","score":0.5256919860839844},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.49145638942718506},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3926711082458496},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3707541227340698},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36903345584869385},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2506057024002075},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.14708101749420166}],"concepts":[{"id":"https://openalex.org/C134256836","wikidata":"https://www.wikidata.org/wiki/Q545913","display_name":"Backplane","level":2,"score":0.8661909103393555},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7867609262466431},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.7094138860702515},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6251413822174072},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6175991296768188},{"id":"https://openalex.org/C5119721","wikidata":"https://www.wikidata.org/wiki/Q220501","display_name":"Quality of service","level":2,"score":0.5406385064125061},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.5392389297485352},{"id":"https://openalex.org/C22684755","wikidata":"https://www.wikidata.org/wiki/Q847526","display_name":"Queueing theory","level":2,"score":0.5332719087600708},{"id":"https://openalex.org/C21922175","wikidata":"https://www.wikidata.org/wiki/Q3105497","display_name":"Gigabit","level":2,"score":0.5256919860839844},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.49145638942718506},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3926711082458496},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3707541227340698},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36903345584869385},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2506057024002075},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.14708101749420166},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2008.4484878","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484878","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},{"id":"pmh:oai:accedacris.ulpgc.es:10553/45035","is_oa":false,"landing_page_url":"http://hdl.handle.net/10553/45035","pdf_url":null,"source":{"id":"https://openalex.org/S4306400136","display_name":"Acceda (Universidad de Las Palmas de Gran Canaria)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings -Design, Automation and Test in Europe, DATE[ISSN 1530-1591] (4484878), p. 1450-1455","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5099999904632568,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2066860884","https://openalex.org/W2070244621","https://openalex.org/W2075772817","https://openalex.org/W2079931475","https://openalex.org/W2112203711","https://openalex.org/W2121523570","https://openalex.org/W2130473414","https://openalex.org/W2133539274","https://openalex.org/W2162779423","https://openalex.org/W2171067238","https://openalex.org/W2441362859"],"related_works":["https://openalex.org/W3099531851","https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2048167795","https://openalex.org/W2102219719","https://openalex.org/W4243779530","https://openalex.org/W1993048023","https://openalex.org/W2045917862","https://openalex.org/W2140120462","https://openalex.org/W4233229306"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,17,24,31,79],"real":[4],"output":[5,69],"queuing":[6,70],"switch":[7,36,49],"prototype":[8],"implementation":[9,13],"is":[10,14,37],"presented.":[11],"This":[12,35],"based":[15],"on":[16],"novel":[18],"high":[19],"speed":[20],"multidrop":[21,54],"backplane":[22,55],"and":[23,43,78],"general":[25],"purpose":[26],"line":[27],"card":[28],"which":[29],"includes":[30],"Virtex-II":[32],"6000":[33],"FPGA.":[34],"named":[38],"GMDS":[39],"(Gigabit":[40],"MultiDrop":[41],"Switch)":[42],"its":[44],"main":[45],"features":[46],"are":[47],"the":[48,53],"matrix":[50],"replacement":[51],"by":[52],"-increasing":[56],"system":[57],"reliability-,":[58],"variable":[59],"lenght":[60],"packet":[61],"switching":[62],"support":[63],"-avoiding":[64],"bandwidth":[65],"efficient":[66],"loss-,":[67],"multiple":[68],"structure":[71],"for":[72],"supporting":[73],"QoS":[74],"(Quality":[75],"of":[76],"Service)":[77],"minimum":[80],"speedup.1":[81]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}