{"id":"https://openalex.org/W3140430354","doi":"https://doi.org/10.1109/date.2008.4484872","title":"Developing Mesochronous Synchronizers to Enable 3D NoCs","display_name":"Developing Mesochronous Synchronizers to Enable 3D NoCs","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W3140430354","doi":"https://doi.org/10.1109/date.2008.4484872","mag":"3140430354"},"language":"en","primary_location":{"id":"doi:10.1109/date.2008.4484872","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484872","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046255006","display_name":"Igor Loi","orcid":"https://orcid.org/0000-0003-3852-4662"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Igor Loi","raw_affiliation_strings":["DEIS, University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091526399","display_name":"Federico Angiolini","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Federico Angiolini","raw_affiliation_strings":["DEIS, University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["DEIS, University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5046255006"],"corresponding_institution_ids":["https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":8.0875,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.983934,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1414","last_page":"1419"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10179","display_name":"Supercapacitor Materials and Fabrication","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7462652921676636},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.733785092830658},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5793218612670898},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5552619099617004},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5463429689407349},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.536276638507843},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5155251026153564},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5052424073219299},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4910604953765869},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.44386523962020874},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.43509641289711},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4259328246116638},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.30530112981796265},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1351148784160614},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08815577626228333}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7462652921676636},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.733785092830658},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5793218612670898},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5552619099617004},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5463429689407349},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.536276638507843},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5155251026153564},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5052424073219299},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4910604953765869},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.44386523962020874},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.43509641289711},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4259328246116638},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.30530112981796265},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1351148784160614},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08815577626228333},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2008.4484872","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484872","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1511690374","https://openalex.org/W1559192404","https://openalex.org/W1999740575","https://openalex.org/W2007787415","https://openalex.org/W2014189044","https://openalex.org/W2031273683","https://openalex.org/W2050506251","https://openalex.org/W2051975408","https://openalex.org/W2071003187","https://openalex.org/W2091362832","https://openalex.org/W2097080779","https://openalex.org/W2098996548","https://openalex.org/W2106537813","https://openalex.org/W2114381432","https://openalex.org/W2114453311","https://openalex.org/W2120821227","https://openalex.org/W2123184444","https://openalex.org/W2128476033","https://openalex.org/W2130001499","https://openalex.org/W2134736689","https://openalex.org/W2135034497","https://openalex.org/W2135113699","https://openalex.org/W2137893918","https://openalex.org/W2145336644","https://openalex.org/W2151582312","https://openalex.org/W2160642395","https://openalex.org/W2165370369","https://openalex.org/W2540512941","https://openalex.org/W2545026103","https://openalex.org/W3143351594","https://openalex.org/W4236279483","https://openalex.org/W4247438847","https://openalex.org/W6633688778","https://openalex.org/W6650430249"],"related_works":["https://openalex.org/W4290802965","https://openalex.org/W97789383","https://openalex.org/W4289406402","https://openalex.org/W2727156679","https://openalex.org/W3087516072","https://openalex.org/W4200537776","https://openalex.org/W4389544600","https://openalex.org/W4252660273","https://openalex.org/W1977304091","https://openalex.org/W2132668926"],"abstract_inverted_index":{"The":[0,21],"network-on-chip":[1],"(NoC)":[2],"interconnection":[3],"paradigm":[4],"has":[5],"been":[6],"gaining":[7],"momentum":[8],"thanks":[9],"to":[10,16,25,48,72,95,115],"its":[11],"flexibility,":[12],"scalability":[13],"and":[14,102,132],"suitability":[15],"deep":[17],"submicron":[18],"technology":[19],"processes.":[20],"next":[22],"challenge":[23],"is":[24,58,69],"use":[26],"NoCs":[27,101],"as":[28,67],"the":[29,32,56,59,78,105,109,113,123],"backbones":[30],"of":[31,35,55,61,126],"upcoming":[33],"generation":[34],"3D":[36,100],"chips,":[37],"assembled":[38],"by":[39],"stacking":[40],"multiple":[41,82],"silicon":[42],"layers.":[43,87],"Multiple":[44],"technical":[45],"issues":[46],"have":[47],"be":[49],"tackled":[50],"in":[51,99],"this":[52,89],"respect.":[53],"One":[54],"foremost":[57],"unsuitability":[60],"a":[62,74,93,128],"purely":[63],"synchronous":[64],"design":[65],"style,":[66],"it":[68],"not":[70],"straightforward":[71],"impose":[73],"strict":[75],"bound":[76],"on":[77],"clock":[79,83],"skew":[80],"among":[81],"trees":[84],"across":[85,119],"different":[86],"In":[88],"paper,":[90],"we":[91],"present":[92],"scheme":[94,129],"handle":[96],"mesochronous":[97,120],"communication":[98],"analyze":[103],"(i)":[104],"circuit":[106],"design,":[107],"(ii)":[108],"timing":[110],"properties,":[111],"(iii)":[112],"requirements":[114],"support":[116],"flow":[117],"control":[118],"links,":[121],"(iv)":[122],"implementation":[124],"cost":[125],"such":[127],"after":[130],"placement":[131],"routing.":[133]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}