{"id":"https://openalex.org/W3152168063","doi":"https://doi.org/10.1109/date.2008.4484867","title":"Design of a HW/SW Communication Infrastructure for a Heterogeneous Reconfigurable Processor","display_name":"Design of a HW/SW Communication Infrastructure for a Heterogeneous Reconfigurable Processor","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W3152168063","doi":"https://doi.org/10.1109/date.2008.4484867","mag":"3152168063"},"language":"en","primary_location":{"id":"doi:10.1109/date.2008.4484867","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484867","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036359287","display_name":"Antonio Deledda","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"A. Deledda","raw_affiliation_strings":["ARCES, University of Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"ARCES, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045668159","display_name":"Claudio Mucci","orcid":"https://orcid.org/0000-0002-4660-207X"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"C. Mucci","raw_affiliation_strings":["ARCES, University of Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"ARCES, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082880247","display_name":"A. Vitkovski","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Vitkovski","raw_affiliation_strings":["ARCES, University of Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"ARCES, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111919807","display_name":"Philippe Bonnot","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P. Bonnot","raw_affiliation_strings":["ITIV, University of Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"ITIV, University of Karlsruhe, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007100882","display_name":"Arnaud Grasset","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Grasset","raw_affiliation_strings":["ITIV, University of Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"ITIV, University of Karlsruhe, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077013619","display_name":"P. Millet","orcid":"https://orcid.org/0000-0002-5803-0478"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P. Millet","raw_affiliation_strings":["ITIV, University of Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"ITIV, University of Karlsruhe, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073715967","display_name":"Matthias Kuehnle","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Kuehnle","raw_affiliation_strings":["ITIV, University of Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"ITIV, University of Karlsruhe, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078310448","display_name":"Florian Ries","orcid":"https://orcid.org/0000-0002-6223-1774"},"institutions":[{"id":"https://openalex.org/I4210140930","display_name":"Thales (France)","ror":"https://ror.org/04emwm605","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210140930"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"F. Ries","raw_affiliation_strings":["Thales Research and Technology Limited, France"],"affiliations":[{"raw_affiliation_string":"Thales Research and Technology Limited, France","institution_ids":["https://openalex.org/I4210140930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114422898","display_name":"M. Huebner","orcid":"https://orcid.org/0000-0002-1162-8763"},"institutions":[{"id":"https://openalex.org/I4210140930","display_name":"Thales (France)","ror":"https://ror.org/04emwm605","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210140930"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M. Huebner","raw_affiliation_strings":["Thales Research and Technology Limited, France"],"affiliations":[{"raw_affiliation_string":"Thales Research and Technology Limited, France","institution_ids":["https://openalex.org/I4210140930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024739574","display_name":"J\u00fcrgen Becker","orcid":"https://orcid.org/0000-0002-5082-5487"},"institutions":[{"id":"https://openalex.org/I4210140930","display_name":"Thales (France)","ror":"https://ror.org/04emwm605","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210140930"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"J. Becker","raw_affiliation_strings":["Thales Research and Technology Limited, France"],"affiliations":[{"raw_affiliation_string":"Thales Research and Technology Limited, France","institution_ids":["https://openalex.org/I4210140930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009787535","display_name":"Marcello Coppola","orcid":"https://orcid.org/0000-0003-0414-9411"},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M. Coppola","raw_affiliation_strings":["STMicroelectronics, France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051767666","display_name":"Lorenzo Pieralisi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"L. Pieralisi","raw_affiliation_strings":["STMicroelectronics, France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050816276","display_name":"Riccardo Locatelli","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"R. Locatelli","raw_affiliation_strings":["STMicroelectronics, France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043757669","display_name":"Giuseppe Maruccia","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"G. Maruccia","raw_affiliation_strings":["STMicroelectronics, France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070004082","display_name":"Fabio Campi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Campi","raw_affiliation_strings":["STMicroelectronics, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052645885","display_name":"Tommaso DeMarco","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"T. DeMarco","raw_affiliation_strings":["STMicroelectronics, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Italy","institution_ids":["https://openalex.org/I4210154781"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":16,"corresponding_author_ids":["https://openalex.org/A5036359287"],"corresponding_institution_ids":["https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":0.9515,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.77768129,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1352","last_page":"1357"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8865743279457092},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.771874725818634},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7302941679954529},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6340628266334534},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6209287643432617},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5933135747909546},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5633261203765869},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5491438508033752},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5401079058647156},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.527567982673645},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4648643136024475},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.44399189949035645},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.42587268352508545},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3801284432411194},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.27765676379203796},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2477651834487915},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09445452690124512}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8865743279457092},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.771874725818634},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7302941679954529},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6340628266334534},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6209287643432617},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5933135747909546},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5633261203765869},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5491438508033752},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5401079058647156},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.527567982673645},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4648643136024475},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.44399189949035645},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.42587268352508545},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3801284432411194},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.27765676379203796},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2477651834487915},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09445452690124512},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2008.4484867","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484867","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6100000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2024305760","https://openalex.org/W2112786708","https://openalex.org/W2146188244","https://openalex.org/W2150007533","https://openalex.org/W2152936120","https://openalex.org/W2540500304","https://openalex.org/W3145237092","https://openalex.org/W4250486818","https://openalex.org/W4253638730"],"related_works":["https://openalex.org/W2135981148","https://openalex.org/W2388672758","https://openalex.org/W2065289416","https://openalex.org/W2144357574","https://openalex.org/W2754086592","https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W1966325333","https://openalex.org/W2108200233","https://openalex.org/W1581055755"],"abstract_inverted_index":{"Reconfigurable":[0],"architectures":[1],"and":[2,12,44,77,81],"NoC":[3,71],"(Network-on-Chip)":[4],"have":[5,16],"introduced":[6],"new":[7,29],"research":[8,32],"directions":[9],"for":[10,79],"technology":[11],"flexibility":[13],"issues,":[14],"which":[15],"been":[17],"largely":[18],"investigated":[19],"in":[20,119,121],"the":[21,42,55,74,90,96,104,127],"last":[22],"decades.":[23],"Exploiting":[24],"run-time":[25,106],"adaptivity":[26],"opens":[27],"a":[28,86,109,115],"area":[30,120],"of":[31,48,63,66,100,111],"by":[33],"considering":[34],"dynamic":[35],"reconfiguration.":[36],"In":[37],"this":[38],"paper,":[39],"we":[40],"present":[41],"architecture":[43],"associated":[45],"development":[46],"tools":[47],"an":[49],"heterogeneous":[50],"reconfigurable":[51],"SoC":[52,83],"focusing":[53],"on":[54,108],"chosen":[56],"communication":[57],"infrastructure.":[58],"The":[59,69],"SOC":[60],"integrates":[61],"units":[62],"various":[64],"sizes":[65],"reconfiguration":[67],"granularity.":[68],"included":[70],"approach":[72],"demonstrates":[73],"mentioned":[75],"benefits":[76],"scalability":[78],"actual":[80],"future":[82],"design.":[84],"On":[85],"reference":[87,98,112],"CMOS090":[88],"implementation":[89],"described":[91],"interconnect":[92],"system":[93,97],"works":[94],"at":[95,114],"frequency":[99],"200":[101],"MHZ":[102],"sustaining":[103],"required":[105],"bandwidth":[107],"set":[110],"applications,":[113],"price":[116],"\u226a":[117],"10%":[118],"power":[122],"consumption":[123],"with":[124],"respect":[125],"to":[126],"overall":[128],"system.":[129]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}