{"id":"https://openalex.org/W3140498691","doi":"https://doi.org/10.1109/date.2008.4484852","title":"An adaptable FPGA-based System for Regular Expression Matching","display_name":"An adaptable FPGA-based System for Regular Expression Matching","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W3140498691","doi":"https://doi.org/10.1109/date.2008.4484852","mag":"3140498691"},"language":"en","primary_location":{"id":"doi:10.1109/date.2008.4484852","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484852","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000153020","display_name":"Ivano Bonesana","orcid":null},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Ivano Bonesana","raw_affiliation_strings":["University of Lugano, Lugano, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Lugano, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036380703","display_name":"Marco Paolieri","orcid":"https://orcid.org/0000-0001-5110-203X"},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Marco Paolieri","raw_affiliation_strings":["University of Lugano, Lugano, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Lugano, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010543929","display_name":"Marco D. Santambrogio","orcid":"https://orcid.org/0000-0002-9883-9693"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco D. Santambrogio","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1262","last_page":"1267"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.982200026512146,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8605222702026367},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6053901314735413},{"id":"https://openalex.org/keywords/regular-expression","display_name":"Regular expression","score":0.5827818512916565},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5533973574638367},{"id":"https://openalex.org/keywords/string-searching-algorithm","display_name":"String searching algorithm","score":0.5073272585868835},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49796175956726074},{"id":"https://openalex.org/keywords/pattern-matching","display_name":"Pattern matching","score":0.49741390347480774},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48606136441230774},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.47601112723350525},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4446467161178589},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3833903670310974},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2701839804649353},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11844462156295776}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8605222702026367},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6053901314735413},{"id":"https://openalex.org/C121329065","wikidata":"https://www.wikidata.org/wiki/Q185612","display_name":"Regular expression","level":2,"score":0.5827818512916565},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5533973574638367},{"id":"https://openalex.org/C7757238","wikidata":"https://www.wikidata.org/wiki/Q374040","display_name":"String searching algorithm","level":3,"score":0.5073272585868835},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49796175956726074},{"id":"https://openalex.org/C68859911","wikidata":"https://www.wikidata.org/wiki/Q1503724","display_name":"Pattern matching","level":2,"score":0.49741390347480774},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48606136441230774},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.47601112723350525},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4446467161178589},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3833903670310974},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2701839804649353},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11844462156295776},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2008.4484852","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484852","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/546616","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/546616","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1506585561","https://openalex.org/W1601674470","https://openalex.org/W1707172707","https://openalex.org/W1976716770","https://openalex.org/W2073709434","https://openalex.org/W2100770420","https://openalex.org/W2132365957","https://openalex.org/W2141607151","https://openalex.org/W2146051750","https://openalex.org/W2532244949","https://openalex.org/W6637452973","https://openalex.org/W6681495375"],"related_works":["https://openalex.org/W3145288231","https://openalex.org/W2114177167","https://openalex.org/W2371263218","https://openalex.org/W2504957479","https://openalex.org/W1774017438","https://openalex.org/W4398785990","https://openalex.org/W1492858093","https://openalex.org/W2092552144","https://openalex.org/W3216580934","https://openalex.org/W1980331464"],"abstract_inverted_index":{"In":[0,48],"many":[1],"applications":[2],"string":[3],"pattern":[4],"matching":[5],"is":[6,69,85,109,127],"one":[7,93],"of":[8,15,105],"the":[9,40,78,82,106,118],"most":[10],"intensive":[11],"tasks":[12],"in":[13,61,81],"terms":[14],"computation":[16],"time":[17],"and":[18,25,64,124],"memory":[19,100],"accesses.":[20],"Network":[21],"Intrusion":[22],"Detection":[23],"Systems":[24],"DNA":[26],"Sequence":[27],"Matching":[28],"are":[29,35,46],"two":[30],"examples.":[31],"Since":[32],"software":[33],"solutions":[34],"not":[36],"able":[37],"to":[38,87,116],"satisfy":[39],"performance":[41,125],"requirements,":[42],"specialized":[43],"hardware":[44],"architectures":[45],"required.":[47],"this":[49],"paper":[50],"we":[51],"propose":[52],"a":[53,89],"complete":[54],"framework":[55],"for":[56],"regular":[57,72],"expression":[58],"matching,":[59],"both":[60],"its":[62],"architecture":[63,108,120],"compiler.":[65],"This":[66],"special-purpose":[67],"processor":[68],"programmed":[70],"using":[71],"expressions":[73],"as":[74],"programming":[75],"language.":[76],"With":[77],"parallelism":[79],"exploited":[80],"design":[83,113],"it":[84],"possible":[86],"achieve":[88],"throughput":[90],"greater":[91],"than":[92],"character":[94],"per":[95],"clock":[96],"cycle,":[97],"requiring":[98],"O(n)":[99],"space.":[101],"The":[102],"VHDL":[103],"description":[104],"proposed":[107],"fully":[110],"configurable.":[111],"A":[112],"space":[114],"exploration":[115],"find":[117],"optimal":[119],"based":[121],"on":[122],"area":[123],"cost-function":[126],"presented.":[128]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}