{"id":"https://openalex.org/W3149214891","doi":"https://doi.org/10.1109/date.2008.4484845","title":"An Optimized Message Passing Framework for Parallel Implementation of Signal Processing Applications","display_name":"An Optimized Message Passing Framework for Parallel Implementation of Signal Processing Applications","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W3149214891","doi":"https://doi.org/10.1109/date.2008.4484845","mag":"3149214891"},"language":"en","primary_location":{"id":"doi:10.1109/date.2008.4484845","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484845","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112523001","display_name":"Sankalita Saha","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sankalita Saha","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Institute for Advanced Computer Studies, University of Maryland, College Park, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Institute for Advanced Computer Studies, University of Maryland, College Park, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046627543","display_name":"Jason Schlessman","orcid":null},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason Schlessman","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, Princeton, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039353889","display_name":"Sebastian Puthenpurayil","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sebastian Puthenpurayil","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Institute for Advanced Computer Studies, University of Maryland, College Park, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Institute for Advanced Computer Studies, University of Maryland, College Park, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038036261","display_name":"Shuvra S. Bhattacharyya","orcid":"https://orcid.org/0000-0001-7719-1106"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shuvra S. Bhattacharyya","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Institute for Advanced Computer Studies, University of Maryland, College Park, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Institute for Advanced Computer Studies, University of Maryland, College Park, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5104057467","display_name":"Wayne Wolf","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wayne Wolf","raw_affiliation_strings":["Electrical and Computer Engineering Department, Georgia Institute of Technology, Atlanta, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1220","last_page":"1225"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.9002556800842285},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8573334217071533},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.663234531879425},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5867881178855896},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5689510107040405},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5438892841339111},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.530161440372467},{"id":"https://openalex.org/keywords/message-passing","display_name":"Message passing","score":0.49837803840637207},{"id":"https://openalex.org/keywords/message-passing-interface","display_name":"Message Passing Interface","score":0.48331189155578613},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4588277041912079},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4188891351222992},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4026797413825989},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36165422201156616},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21570643782615662}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.9002556800842285},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8573334217071533},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.663234531879425},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5867881178855896},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5689510107040405},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5438892841339111},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.530161440372467},{"id":"https://openalex.org/C854659","wikidata":"https://www.wikidata.org/wiki/Q1859284","display_name":"Message passing","level":2,"score":0.49837803840637207},{"id":"https://openalex.org/C166782233","wikidata":"https://www.wikidata.org/wiki/Q127879","display_name":"Message Passing Interface","level":3,"score":0.48331189155578613},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4588277041912079},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4188891351222992},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4026797413825989},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36165422201156616},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21570643782615662},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2008.4484845","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484845","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4699999988079071}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1597755753","https://openalex.org/W1988888548","https://openalex.org/W1994387179","https://openalex.org/W2019189970","https://openalex.org/W2024586441","https://openalex.org/W2033872646","https://openalex.org/W2086639155","https://openalex.org/W2104922219","https://openalex.org/W2113487338","https://openalex.org/W2119965189","https://openalex.org/W2120431055","https://openalex.org/W2136058988","https://openalex.org/W3149267006","https://openalex.org/W4239918047","https://openalex.org/W4248626749","https://openalex.org/W6635964534"],"related_works":["https://openalex.org/W2124048060","https://openalex.org/W1902983110","https://openalex.org/W2378910916","https://openalex.org/W4386915331","https://openalex.org/W2116006827","https://openalex.org/W2086666199","https://openalex.org/W1511717675","https://openalex.org/W2361929291","https://openalex.org/W1493716264","https://openalex.org/W1997862718"],"abstract_inverted_index":{"Novel":[0],"reconfigurable":[1],"computing":[2,64],"platforms":[3],"enable":[4],"efficient":[5],"realizations":[6],"of":[7,15,28,49,54,93,142,161,188,202],"complex":[8],"signal":[9,79,114,212],"processing":[10,115,213],"applications":[11,41,116,214],"by":[12,39,89],"allowing":[13],"exploitation":[14],"parallelization":[16],"resulting":[17],"in":[18,21,99],"high":[19],"throughput":[20],"a":[22,74,139,157,182],"cost-efficient":[23],"way.":[24],"However,":[25],"the":[26,36,40,46,50,55,62,78,105,189,197,203,216],"design":[27],"such":[29],"systems":[30],"poses":[31],"various":[32,63],"challenges":[33,58],"due":[34,118],"to":[35,85,119,136,150,166,175],"complexities":[37],"posed":[38],"themselves":[42],"as":[43,45],"well":[44],"heterogeneous":[47],"nature":[48],"targeted":[51,112],"platforms.":[52],"One":[53],"most":[56],"significant":[57],"is":[59,111,130],"communication":[60,75],"between":[61],"elements":[65],"for":[66,125],"parallel":[67],"implementation.":[68,128],"In":[69],"this":[70,87,100],"paper,":[71],"we":[72,155],"present":[73,156],"interface,":[76],"called":[77],"passing":[80,107],"interface":[81,108],"(SPI),":[82],"that":[83],"attempts":[84],"overcome":[86],"challenge":[88],"integrating":[90],"relevant":[91],"properties":[92],"two":[94,211],"different":[95],"yet":[96],"important":[97],"paradigms":[98],"context":[101],"-":[102],"dataflow":[103,152,172],"and":[104,134,170,174,192],"message":[106],"(MPI).":[109],"SPI":[110,143,162,190,205],"towards":[113],"and,":[117],"its":[120,194],"careful":[121],"specialization,":[122],"more":[123,132,158],"performance-efficient":[124],"their":[126],"embedded":[127],"It":[129],"also":[131,219],"easier":[133],"intuitive":[135],"use.":[137],"Earlier,":[138],"preliminary":[140],"version":[141,160],"was":[144,148],"presented":[145],"[12]":[146],"which":[147],"restricted":[149],"static":[151,169],"behavior.":[153],"Here,":[154],"complete":[159],"with":[163,208,210],"new":[164,177],"features":[165],"address":[167],"both":[168],"dynamic":[171],"behavior,":[173],"provide":[176],"optimization":[178],"techniques.":[179],"We":[180],"develop":[181],"hardware":[183],"description":[184],"language":[185],"(HDL)":[186],"realization":[187],"library,":[191],"demonstrate":[193],"functionality":[195],"on":[196,215],"Xilinx":[198],"Virtex-4":[199],"FPGA.":[200],"Details":[201],"HDL-based":[204],"library":[206],"along":[207],"experiments":[209],"FPGA":[217],"are":[218],"presented.":[220]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}