{"id":"https://openalex.org/W4244817137","doi":"https://doi.org/10.1109/date.2008.4484840","title":"Hiding Cache Miss Penalty Using Priority-based Execution for Embedded Processors","display_name":"Hiding Cache Miss Penalty Using Priority-based Execution for Embedded Processors","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W4244817137","doi":"https://doi.org/10.1109/date.2008.4484840"},"language":"en","primary_location":{"id":"doi:10.1109/date.2008.4484840","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484840","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100322269","display_name":"Sang\u2010Hyun Park","orcid":"https://orcid.org/0000-0002-5039-5982"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sanghyun Park","raw_affiliation_strings":["SO&R Research Group, Seoul National University, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SO&R Research Group, Seoul National University, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044172378","display_name":"Aviral Shrivastava","orcid":"https://orcid.org/0000-0002-1075-897X"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aviral Shrivastava","raw_affiliation_strings":["CML Research Group, Arizona State University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CML Research Group, Arizona State University, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082524666","display_name":"Yunheung Paek","orcid":"https://orcid.org/0000-0002-6412-2926"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yunheung Paek","raw_affiliation_strings":["SO&R Research Group, Seoul National University, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SO&R Research Group, Seoul National University, South Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1190","last_page":"1195"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9121001958847046},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6670097708702087},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5998278856277466},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5898942351341248},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4538513422012329},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42039740085601807},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4167523682117462}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9121001958847046},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6670097708702087},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5998278856277466},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5898942351341248},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4538513422012329},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42039740085601807},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4167523682117462},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2008.4484840","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484840","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","score":0.6700000166893005,"id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W12207660","https://openalex.org/W1686420892","https://openalex.org/W1838003566","https://openalex.org/W2014271889","https://openalex.org/W2024070955","https://openalex.org/W2030532012","https://openalex.org/W2076740275","https://openalex.org/W2104225326","https://openalex.org/W2111988840","https://openalex.org/W2123608497","https://openalex.org/W2155133978","https://openalex.org/W2160401437","https://openalex.org/W2295099251","https://openalex.org/W4232096869","https://openalex.org/W4240535691","https://openalex.org/W4243665729","https://openalex.org/W4244058688","https://openalex.org/W4244763500","https://openalex.org/W4246870635","https://openalex.org/W4247641071","https://openalex.org/W4249006057","https://openalex.org/W6637151178"],"related_works":["https://openalex.org/W3096456556","https://openalex.org/W4240253816","https://openalex.org/W2169584677","https://openalex.org/W2979513934","https://openalex.org/W4232954277","https://openalex.org/W2020341030","https://openalex.org/W2749133591","https://openalex.org/W2367473450","https://openalex.org/W23346600","https://openalex.org/W2460280200"],"abstract_inverted_index":{"The":[0,81,91],"contribution":[1],"of":[2,101],"memory":[3,43],"latency":[4,12],"to":[5,9,40,55,73,112],"execution":[6,72,100],"time":[7],"continues":[8],"increase,":[10],"and":[11,59,88,128,138],"hiding":[13,146],"mechanisms":[14],"become":[15],"ever":[16],"more":[17],"important":[18],"for":[19,51,78],"efficient":[20],"processor":[21,92],"design.":[22],"While":[23],"high-end":[24],"processors":[25],"can":[26],"use":[27],"elaborate":[28],"techniques":[29],"like":[30],"multiple":[31],"issue,":[32],"out-of-order":[33],"execution,":[34,36],"speculative":[35],"value":[37],"prediction":[38],"etc.":[39],"tolerate":[41],"high":[42],"latencies,":[44],"they":[45],"are":[46,106],"often":[47],"not":[48],"viable":[49],"solutions":[50],"embedded":[52,79],"processors,":[53],"due":[54],"significant":[56],"area,":[57],"power":[58],"chip":[60],"complexity":[61],"overheads.":[62],"This":[63],"paper":[64],"proposes":[65],"a":[66,109],"hardware-software":[67],"cooperative":[68],"approach,":[69],"called":[70],"priority-based":[71],"hide":[74,113],"cache":[75,110,115,148],"miss":[76,111,116,149],"penalty":[77],"processors.":[80],"compiler":[82,127],"classifies":[83],"the":[84,94,99,114,124],"instructions":[85],"into":[86],"low-priority":[87],"high-priority":[89,95],"instructions.":[90,104],"executes":[93],"instructions,":[96],"but":[97],"delays":[98],"low":[102],"priority":[103],"They":[105],"executed":[107],"on":[108,123,132],"penalty.":[117,150],"We":[118],"empirically":[119],"evaluate":[120],"our":[121],"proposal":[122],"Intel":[125],"XScale":[126],"microarchitecture.":[129],"Experimental":[130],"results":[131],"benchmarks":[133],"from":[134],"Multimedia,":[135],"MediaBench,":[136],"MiBench,":[137],"SPEC2000":[139],"demonstrate":[140],"an":[141],"average":[142],"17%":[143],"performance":[144],"improvements,":[145],"75%":[147]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}