{"id":"https://openalex.org/W3150186593","doi":"https://doi.org/10.1109/date.2008.4484832","title":"Conditional Partial Order Graphs and Dynamically Reconfigurable Control Synthesis","display_name":"Conditional Partial Order Graphs and Dynamically Reconfigurable Control Synthesis","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W3150186593","doi":"https://doi.org/10.1109/date.2008.4484832","mag":"3150186593"},"language":"en","primary_location":{"id":"doi:10.1109/date.2008.4484832","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484832","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041019594","display_name":"Andrey Mokhov","orcid":"https://orcid.org/0000-0002-2493-3177"},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Andrey Mokhov","raw_affiliation_strings":["University of Newcastle, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Newcastle, UK","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029446985","display_name":"Alex Yakovlev","orcid":"https://orcid.org/0000-0003-0826-9330"},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Alex Yakovlev","raw_affiliation_strings":["University of Newcastle, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Newcastle, UK","institution_ids":["https://openalex.org/I84884186"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I84884186"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1142","last_page":"1147"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8037784099578857},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6436883211135864},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.576683521270752},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5006210803985596},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.4773845076560974},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.43240487575531006},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.417815625667572},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21154913306236267}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8037784099578857},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6436883211135864},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.576683521270752},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5006210803985596},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.4773845076560974},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.43240487575531006},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.417815625667572},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21154913306236267},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2008.4484832","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484832","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W122486620","https://openalex.org/W1498870363","https://openalex.org/W1545267488","https://openalex.org/W2160823654","https://openalex.org/W2163227916","https://openalex.org/W2487142227","https://openalex.org/W2913923121","https://openalex.org/W4242530255","https://openalex.org/W4285719527","https://openalex.org/W6604992771","https://openalex.org/W6683394555"],"related_works":["https://openalex.org/W2357657342","https://openalex.org/W2153432761","https://openalex.org/W2152623100","https://openalex.org/W2142042635","https://openalex.org/W1988127757","https://openalex.org/W1859124475","https://openalex.org/W2103296973","https://openalex.org/W2165832238","https://openalex.org/W2787963433","https://openalex.org/W2169571474"],"abstract_inverted_index":{"The":[0,18,58,78,95,108],"paper":[1,113],"introduces":[2],"a":[3,34,38,81,86],"new":[4],"formal":[5],"model":[6,60],"for":[7,64,71,117,124],"specifying":[8],"control":[9,119],"paths":[10],"in":[11,33,37,111,134,139],"the":[12,65,112],"context":[13],"of":[14,28,45,67,73,80,126,129],"asynchronous":[15],"system":[16,68],"design.":[17],"model,":[19],"called":[20,90],"conditional":[21],"partial":[22],"order":[23],"graph":[24],"(CPOG),":[25],"is":[26,48,83],"capable":[27],"capturing":[29],"concurrency":[30],"and":[31,40,50,70,101,137],"choice":[32],"system's":[35],"behaviour":[36,69],"compact":[39],"efficient":[41],"way.":[42],"A":[43],"problem":[44],"CPOG":[46,53],"synthesis":[47,72,79,120,125],"formulated":[49],"solved;":[51],"various":[52],"optimisation":[54],"techniques":[55],"are":[56,98],"presented.":[57],"introduced":[59],"can":[61,114],"be":[62,115],"used":[63,133],"specification":[66],"area-efficient":[74],"dynamically":[75],"reconfigurable":[76],"controllers.":[77],"controller":[82],"based":[84],"on":[85],"novel":[87],"generic":[88],"architecture,":[89],"transition":[91],"sequence":[92],"encoder":[93],"(TSE).":[94],"synthesized":[96],"controllers":[97],"speed":[99],"independent":[100],"thus":[102],"very":[103],"robust":[104],"to":[105],"parametric":[106],"variations.":[107],"ideas":[109],"presented":[110],"applied":[116],"CPU":[118],"as":[121,123],"well":[122],"different":[127],"kinds":[128],"event-coordination":[130],"circuits":[131],"often":[132],"data":[135],"coding":[136],"communication":[138],"digital":[140],"systems.":[141]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}