{"id":"https://openalex.org/W4230560934","doi":"https://doi.org/10.1109/date.2008.4484811","title":"Comparison of memory write policies for NoC based Multicore Cache Coherent Systems","display_name":"Comparison of memory write policies for NoC based Multicore Cache Coherent Systems","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W4230560934","doi":"https://doi.org/10.1109/date.2008.4484811"},"language":"en","primary_location":{"id":"doi:10.1109/date.2008.4484811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484811","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066262781","display_name":"Pierre Guironnet de Massas","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Pierre Guironnet de Massas","raw_affiliation_strings":["System-Level Synthesis Group, TIMA Laboratory, Grenoble, France","TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System-Level Synthesis Group, TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114047023","display_name":"Fr\u00e9d\u00e9ric P\u00e9trot","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Frederic Petrot","raw_affiliation_strings":["System-Level Synthesis Group, TIMA Laboratory, Grenoble, France","TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System-Level Synthesis Group, TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet\r\n38031 GRENOBLE Cedex 1 - France)","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210087012"],"apc_list":null,"apc_paid":null,"fwci":0.7582,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.7278481,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"997","last_page":"1002"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8665825128555298},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.615828812122345},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5825269818305969},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5414760708808899},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5167790651321411},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5050070881843567},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4866117238998413},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.41263070702552795},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.391341894865036},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3802470862865448},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.24048829078674316},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.20445695519447327},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1925746202468872}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8665825128555298},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.615828812122345},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5825269818305969},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5414760708808899},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5167790651321411},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5050070881843567},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4866117238998413},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.41263070702552795},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.391341894865036},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3802470862865448},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.24048829078674316},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.20445695519447327},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1925746202468872}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2008.4484811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484811","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00288347v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00288347","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Design Automation and Test in Europe (DATE'08), Munich, Germany, March 10-14, 2008, Mar 2008, Munich, Germany. pp.997-1002, ⟨10.1109/DATE.2008.4484811⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W102122651","https://openalex.org/W1769402780","https://openalex.org/W2001052901","https://openalex.org/W2079555365","https://openalex.org/W2096193215","https://openalex.org/W2097521061","https://openalex.org/W2106193445","https://openalex.org/W2106626405","https://openalex.org/W2114995630","https://openalex.org/W2118383989","https://openalex.org/W2123184444","https://openalex.org/W2152609355","https://openalex.org/W2162192855","https://openalex.org/W2173730676","https://openalex.org/W4238549726","https://openalex.org/W4243577185","https://openalex.org/W6645781901"],"related_works":["https://openalex.org/W2337418885","https://openalex.org/W2145592252","https://openalex.org/W4207012101","https://openalex.org/W4255008187","https://openalex.org/W2407815036","https://openalex.org/W4205439893","https://openalex.org/W4250205214","https://openalex.org/W2036306661","https://openalex.org/W2349791858","https://openalex.org/W2143087414"],"abstract_inverted_index":{"The":[0],"following":[1],"study":[2,43],"shows":[3],"a":[4,86],"direct":[5],"comparison":[6],"of":[7,53,65],"memory":[8,70],"write":[9],"policies":[10],"in":[11],"Shared":[12],"Memory":[13],"Multicore":[14],"Systems.":[15],"Although":[16],"there":[17],"are":[18],"much":[19],"work":[20,28],"and":[21,69,90],"many":[22],"studies":[23],"about":[24],"this":[25],"issue,":[26],"our":[27],"takes":[29],"into":[30],"account":[31],"the":[32,63],"difficulties":[33],"related":[34],"to":[35,57,82],"on":[36,46],"chip":[37],"communication":[38],"using":[39],"network-like":[40],"interconnects.":[41],"Our":[42,72],"is":[44],"based":[45],"cycle":[47],"approximate":[48],"bit":[49],"accurate":[50],"simulations":[51],"(CABA)":[52],"platforms":[54],"with":[55,85],"up":[56],"64":[58],"processors,":[59],"modelling":[60],"accurately":[61],"all":[62],"aspects":[64],"multi-threaded":[66],"program":[67],"execution":[68],"accesses.":[71],"main":[73],"results":[74],"show":[75],"that":[76],"write-through":[77],"caches":[78],"perform":[79],"well":[80],"compared":[81],"write-back":[83],"ones,":[84],"slightly":[87],"simpler":[88],"implementation":[89],"comparable":[91],"traffic.":[92]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2022-05-11T00:00:00"}