{"id":"https://openalex.org/W3141988224","doi":"https://doi.org/10.1109/date.2008.4484788","title":"A low-cost concurrent error detection technique for processor control logic","display_name":"A low-cost concurrent error detection technique for processor control logic","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W3141988224","doi":"https://doi.org/10.1109/date.2008.4484788","mag":"3141988224"},"language":"en","primary_location":{"id":"doi:10.1109/date.2008.4484788","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484788","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086656493","display_name":"Ramtilak Vemu","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ramtilak Vemu","raw_affiliation_strings":["Computer Engineering Research Center, University of Texas, Austin, USA"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Research Center, University of Texas, Austin, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036507220","display_name":"Abhijit Jas","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abhijit Jas","raw_affiliation_strings":["Design and Technology Solutions, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Design and Technology Solutions, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068070739","display_name":"Jacob A. Abraham","orcid":"https://orcid.org/0000-0002-5336-5631"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jacob A. Abraham","raw_affiliation_strings":["Computer Engineering Research Center, University of Texas, Austin, USA"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Research Center, University of Texas, Austin, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113886066","display_name":"Srinivas Patil","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srinivas Patil","raw_affiliation_strings":["Design and Technology Solutions, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Design and Technology Solutions, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049951159","display_name":"Rajesh Galivanche","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajesh Galivanche","raw_affiliation_strings":["Design and Technology Solutions, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Design and Technology Solutions, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5086656493"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":3.5756,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.92534113,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"897","last_page":"902"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7052004933357239},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6802381873130798},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6304276585578918},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.5772009491920471},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.5583434700965881},{"id":"https://openalex.org/keywords/assertion","display_name":"Assertion","score":0.4669298529624939},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4556595981121063},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4501667618751526},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.44738227128982544},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4444369077682495},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4425245225429535},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4039764404296875},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22655797004699707},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2263743281364441},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06854411959648132}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7052004933357239},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6802381873130798},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6304276585578918},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.5772009491920471},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.5583434700965881},{"id":"https://openalex.org/C40422974","wikidata":"https://www.wikidata.org/wiki/Q741248","display_name":"Assertion","level":2,"score":0.4669298529624939},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4556595981121063},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4501667618751526},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.44738227128982544},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4444369077682495},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4425245225429535},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4039764404296875},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22655797004699707},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2263743281364441},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06854411959648132},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2008.4484788","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484788","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1935014183","https://openalex.org/W2104122494","https://openalex.org/W2131483653","https://openalex.org/W2133687702","https://openalex.org/W2137211463","https://openalex.org/W2150696972","https://openalex.org/W2151088563","https://openalex.org/W2155161304","https://openalex.org/W2169213530","https://openalex.org/W4249144718"],"related_works":["https://openalex.org/W1498103021","https://openalex.org/W2035655557","https://openalex.org/W4230849338","https://openalex.org/W1968067090","https://openalex.org/W4295166216","https://openalex.org/W2177044681","https://openalex.org/W2090313512","https://openalex.org/W2345942070","https://openalex.org/W2141398161","https://openalex.org/W2016410697"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,13,34,59,74,101],"concurrent":[4],"error":[5],"detection":[6,55],"technique":[7,29],"targeted":[8],"towards":[9],"control":[10,82],"logic":[11,83],"in":[12,93],"processor":[14,46,88],"with":[15,100],"emphasis":[16],"on":[17,81],"low":[18,102],"area":[19],"overhead.":[20,103],"Rather":[21],"than":[22],"detect":[23],"all":[24],"modeled":[25],"transient":[26],"faults,":[27],"the":[28,41,45,49,71],"selects":[30],"faults":[31,96],"which":[32],"have":[33],"high":[35,91],"probability":[36],"of":[37,44,61,73,85],"causing":[38,95],"damage":[39,94],"to":[40,70],"architectural":[42],"state":[43],"and":[47],"protects":[48],"circuit":[50],"against":[51],"these":[52],"faults.":[53],"Fault":[54,77],"is":[56,65],"achieved":[57,99],"through":[58],"series":[60],"assertions.":[62],"Each":[63],"assertion":[64],"an":[66,86],"implication":[67],"from":[68],"inputs":[69],"outputs":[72],"combinational":[75],"circuit.":[76],"simulation":[78],"experiments":[79],"performed":[80],"modules":[84],"industrial":[87],"suggest":[89],"that":[90],"reduction":[92],"can":[97],"be":[98]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}