{"id":"https://openalex.org/W4255276665","doi":"https://doi.org/10.1109/date.2008.4484786","title":"CASP: Concurrent Autonomous Chip Self-Test Using Stored Test Patterns","display_name":"CASP: Concurrent Autonomous Chip Self-Test Using Stored Test Patterns","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W4255276665","doi":"https://doi.org/10.1109/date.2008.4484786"},"language":"en","primary_location":{"id":"doi:10.1109/date.2008.4484786","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484786","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101989053","display_name":"Yanjing Li","orcid":"https://orcid.org/0000-0003-0124-0463"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yanjing Li","raw_affiliation_strings":["University of Stanford, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Stanford, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090928278","display_name":"Samy Makar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Samy Makar","raw_affiliation_strings":["CSwitch Corporation, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CSwitch Corporation, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036312663","display_name":"Subhasish Mitra","orcid":"https://orcid.org/0000-0002-5572-5194"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Subhasish Mitra","raw_affiliation_strings":["University of Stanford, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Stanford, USA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.691,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.85786901,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"885","last_page":"890"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/casp","display_name":"CASP","score":0.943961501121521},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6743192672729492},{"id":"https://openalex.org/keywords/downtime","display_name":"Downtime","score":0.6641600728034973},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6093248724937439},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5677004456520081},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4931463599205017},{"id":"https://openalex.org/keywords/system-testing","display_name":"System testing","score":0.47549235820770264},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4602775275707245},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.40187233686447144},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18668845295906067},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17104440927505493},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.08975118398666382}],"concepts":[{"id":"https://openalex.org/C66153294","wikidata":"https://www.wikidata.org/wiki/Q899291","display_name":"CASP","level":4,"score":0.943961501121521},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6743192672729492},{"id":"https://openalex.org/C180591934","wikidata":"https://www.wikidata.org/wiki/Q1253369","display_name":"Downtime","level":2,"score":0.6641600728034973},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6093248724937439},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5677004456520081},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4931463599205017},{"id":"https://openalex.org/C7166840","wikidata":"https://www.wikidata.org/wiki/Q1199682","display_name":"System testing","level":2,"score":0.47549235820770264},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4602775275707245},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.40187233686447144},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18668845295906067},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17104440927505493},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.08975118398666382},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C47701112","wikidata":"https://www.wikidata.org/wiki/Q735188","display_name":"Protein structure","level":2,"score":0.0},{"id":"https://openalex.org/C18051474","wikidata":"https://www.wikidata.org/wiki/Q899656","display_name":"Protein structure prediction","level":3,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2008.4484786","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484786","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320330412","display_name":"Scheme for Promotion of Academic and Research Collaboration","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W117147670","https://openalex.org/W1557878651","https://openalex.org/W1579215414","https://openalex.org/W1588556597","https://openalex.org/W1891950198","https://openalex.org/W1968989269","https://openalex.org/W1983320508","https://openalex.org/W2007068450","https://openalex.org/W2035733208","https://openalex.org/W2043949919","https://openalex.org/W2080510479","https://openalex.org/W2096229678","https://openalex.org/W2111785162","https://openalex.org/W2112690812","https://openalex.org/W2124629389","https://openalex.org/W2125169487","https://openalex.org/W2133812334","https://openalex.org/W2135627440","https://openalex.org/W2137427575","https://openalex.org/W2139234345","https://openalex.org/W2141565132","https://openalex.org/W2142409304","https://openalex.org/W2142537526","https://openalex.org/W2146893269","https://openalex.org/W2147497284","https://openalex.org/W2153336129","https://openalex.org/W2164004001","https://openalex.org/W2167126021","https://openalex.org/W2167470472","https://openalex.org/W4233176001","https://openalex.org/W4246972245","https://openalex.org/W4247903400","https://openalex.org/W4252551062","https://openalex.org/W6604745190","https://openalex.org/W6635064907","https://openalex.org/W6676649663"],"related_works":["https://openalex.org/W51919102","https://openalex.org/W2108140302","https://openalex.org/W1527836777","https://openalex.org/W2105657695","https://openalex.org/W2099176192","https://openalex.org/W1976242652","https://openalex.org/W2000140246","https://openalex.org/W2090728180","https://openalex.org/W2139246130","https://openalex.org/W2169449309"],"abstract_inverted_index":{"CASP,":[0],"concurrent":[1],"autonomous":[2,53],"chip":[3],"self-test":[4,14],"using":[5,64],"stored":[6,65],"test":[7,41],"patterns,":[8,66],"is":[9],"a":[10,16,61],"special":[11],"kind":[12],"of":[13,33,38,55,81,109],"where":[15],"system":[17,63,70],"tests":[18],"itself":[19],"concurrently":[20,67],"during":[21],"normal":[22,69],"operation":[23],"without":[24,72],"any":[25],"downtime":[26],"visible":[27],"to":[28,100],"the":[29,75,112],"end-user.":[30],"CASP":[31,78,110],"consists":[32],"two":[34],"ideas:":[35],"1.":[36],"Storage":[37],"very":[39],"thorough":[40],"patterns":[42],"in":[43,60,105,111],"non-volatile":[44],"memory;":[45],"and,":[46],"2.":[47],"Architectural":[48],"and":[49,94,120],"system-level":[50],"support":[51],"for":[52,87],"testing":[54],"one":[56],"or":[57],"more":[58],"cores":[59],"multi-core":[62,115],"with":[68,84],"operation,":[71],"bringing":[73],"down":[74],"entire":[76],"system.":[77],"enables":[79],"design":[80],"robust":[82],"systems":[83,97],"built-in":[85],"features":[86],"circuit":[88],"failure":[89],"prediction,":[90],"error":[91],"detection,":[92],"self-diagnosis":[93],"self-repair.":[95],"Such":[96],"are":[98],"necessary":[99],"overcome":[101],"major":[102],"reliability":[103],"challenges":[104],"scaled-CMOS":[106],"technologies.":[107],"Implementation":[108],"OpenSPARC":[113],"Tl":[114],"processor":[116],"demonstrates":[117],"its":[118],"effectiveness":[119],"practicality.":[121]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}