{"id":"https://openalex.org/W3144802551","doi":"https://doi.org/10.1109/date.2008.4484744","title":"Definition and SIMD Implementation of a Multi-Processing Architecture Approach on FPGA","display_name":"Definition and SIMD Implementation of a Multi-Processing Architecture Approach on FPGA","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W3144802551","doi":"https://doi.org/10.1109/date.2008.4484744","mag":"3144802551"},"language":"en","primary_location":{"id":"doi:10.1109/date.2008.4484744","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484744","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111919807","display_name":"Philippe Bonnot","orcid":null},"institutions":[{"id":"https://openalex.org/I4210140930","display_name":"Thales (France)","ror":"https://ror.org/04emwm605","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210140930"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Philippe Bonnot","raw_affiliation_strings":["Thales Research and Technology Limited, Palaiseau, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Thales Research and Technology Limited, Palaiseau, France","institution_ids":["https://openalex.org/I4210140930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104089759","display_name":"Fabrice Lemonnier","orcid":null},"institutions":[{"id":"https://openalex.org/I4210140930","display_name":"Thales (France)","ror":"https://ror.org/04emwm605","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210140930"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Fabrice Lemonnier","raw_affiliation_strings":["Thales Research and Technology Limited, Palaiseau, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Thales Research and Technology Limited, Palaiseau, France","institution_ids":["https://openalex.org/I4210140930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067115813","display_name":"Gilbert Edelin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210140930","display_name":"Thales (France)","ror":"https://ror.org/04emwm605","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210140930"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Gilbert Edelin","raw_affiliation_strings":["Thales Research and Technology Limited, Palaiseau, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Thales Research and Technology Limited, Palaiseau, France","institution_ids":["https://openalex.org/I4210140930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030912743","display_name":"G\u00e9rard Gaillat","orcid":null},"institutions":[{"id":"https://openalex.org/I4210093062","display_name":"Thales (United Kingdom)","ror":"https://ror.org/00r8j9489","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210093062","https://openalex.org/I4210140930"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Gerard Gaillat","raw_affiliation_strings":["Thales Research and Technology (UK) Limited, Guyancourt, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Thales Research and Technology (UK) Limited, Guyancourt, France","institution_ids":["https://openalex.org/I4210093062"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044275645","display_name":"Olivier Ruch","orcid":null},"institutions":[{"id":"https://openalex.org/I4210093062","display_name":"Thales (United Kingdom)","ror":"https://ror.org/00r8j9489","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210093062","https://openalex.org/I4210140930"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Olivier Ruch","raw_affiliation_strings":["Thales Research and Technology (UK) Limited, Guyancourt, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Thales Research and Technology (UK) Limited, Guyancourt, France","institution_ids":["https://openalex.org/I4210093062"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018755563","display_name":"Pascal Gauget","orcid":null},"institutions":[{"id":"https://openalex.org/I4210093062","display_name":"Thales (United Kingdom)","ror":"https://ror.org/00r8j9489","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210093062","https://openalex.org/I4210140930"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Pascal Gauget","raw_affiliation_strings":["Thales Research and Technology (UK) Limited, Guyancourt, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Thales Research and Technology (UK) Limited, Guyancourt, France","institution_ids":["https://openalex.org/I4210093062"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.0435,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.91179953,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"610","last_page":"615"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12923","display_name":"Digital Image Processing Techniques","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8400084376335144},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8216626644134521},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.689849853515625},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.643817126750946},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5851020812988281},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5615571737289429},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5372517108917236},{"id":"https://openalex.org/keywords/reusability","display_name":"Reusability","score":0.5269599556922913},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.505434513092041},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4464077353477478},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3094019889831543},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13644364476203918},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.12704500555992126},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.08566507697105408}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8400084376335144},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8216626644134521},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.689849853515625},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.643817126750946},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5851020812988281},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5615571737289429},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5372517108917236},{"id":"https://openalex.org/C137981799","wikidata":"https://www.wikidata.org/wiki/Q1369184","display_name":"Reusability","level":3,"score":0.5269599556922913},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.505434513092041},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4464077353477478},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3094019889831543},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13644364476203918},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.12704500555992126},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.08566507697105408},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2008.4484744","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484744","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2124171197","https://openalex.org/W2142475442","https://openalex.org/W2155422878","https://openalex.org/W2538259540"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2126857316","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1522032972","https://openalex.org/W2139962137","https://openalex.org/W2113308450","https://openalex.org/W2340647897","https://openalex.org/W3139915793"],"abstract_inverted_index":{"In":[0],"a":[1,28,40,44,85],"context":[2],"of":[3,27,65],"high":[4,94],"performance,":[5],"low":[6],"technology":[7],"access":[8],"cost":[9],"and":[10,72,92],"application":[11,34,42,95],"code":[12],"reusability":[13],"objectives,":[14],"this":[15],"paper":[16],"presents":[17],"an":[18],"\"architectured":[19],"FPGA\"":[20],"approach":[21,51,67],"that":[22,50],"consists":[23],"in":[24],"the":[25,58,63,66],"definition":[26],"general":[29],"frame":[30],"for":[31],"embedded":[32],"system":[33],"implementations.":[35],"Addressing":[36],"image":[37],"processing":[38,82],"as":[39],"first":[41],"domain,":[43],"FPGA":[45,60,75,87],"architecture":[46],"implementation":[47,61,79],"based":[48],"on":[49,84],"is":[52],"presented.":[53],"Built":[54],"around":[55],"SIMD":[56],"architecture,":[57],"\"Ter@Core\"":[59],"illustrates":[62],"competitiveness":[64],"compared":[68],"to":[69,73],"off-the-shelf":[70],"processors":[71],"usual":[74],"approach.":[76],"The":[77],"presented":[78],"gathers":[80],"128":[81],"elements":[83],"single":[86],"providing":[88],"19.2":[89],"GOPS":[90],"performance":[91],"very":[93],"development":[96],"productivity.":[97]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}