{"id":"https://openalex.org/W3148544781","doi":"https://doi.org/10.1109/date.2008.4484727","title":"Automated Testability Enhancements for Logic Brick Libraries","display_name":"Automated Testability Enhancements for Logic Brick Libraries","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W3148544781","doi":"https://doi.org/10.1109/date.2008.4484727","mag":"3148544781"},"language":"en","primary_location":{"id":"doi:10.1109/date.2008.4484727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484727","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072477631","display_name":"J.G. Brown","orcid":"https://orcid.org/0000-0002-1235-3722"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason G. Brown","raw_affiliation_strings":["Center for Silicon System Implementation Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Silicon System Implementation Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111472401","display_name":"Brian Taylor","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brian Taylor","raw_affiliation_strings":["Center for Silicon System Implementation Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Silicon System Implementation Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111967389","display_name":"R.D. Blanton","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. D. Blanton","raw_affiliation_strings":["Center for Silicon System Implementation Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Silicon System Implementation Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033242808","display_name":"Larry Pileggi","orcid":"https://orcid.org/0000-0002-8605-8240"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Larry Pileggi","raw_affiliation_strings":["Center for Silicon System Implementation Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Silicon System Implementation Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":0.1879,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.47311828,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"480","last_page":"485"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.8408631086349487},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6736132502555847},{"id":"https://openalex.org/keywords/brick","display_name":"Brick","score":0.6314542293548584},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.6027488708496094},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5990369319915771},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5660461783409119},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5286886096000671},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5282097458839417},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5088691711425781},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5026187896728516},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.48166024684906006},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4518175423145294},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.36817672848701477},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3620993196964264},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22864994406700134},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17319738864898682},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16167175769805908},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08231434226036072}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.8408631086349487},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6736132502555847},{"id":"https://openalex.org/C154226666","wikidata":"https://www.wikidata.org/wiki/Q40089","display_name":"Brick","level":2,"score":0.6314542293548584},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.6027488708496094},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5990369319915771},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5660461783409119},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5286886096000671},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5282097458839417},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5088691711425781},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5026187896728516},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.48166024684906006},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4518175423145294},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.36817672848701477},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3620993196964264},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22864994406700134},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17319738864898682},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16167175769805908},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08231434226036072},{"id":"https://openalex.org/C147176958","wikidata":"https://www.wikidata.org/wiki/Q77590","display_name":"Civil engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2008.4484727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484727","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W359238146","https://openalex.org/W1520159937","https://openalex.org/W1595368737","https://openalex.org/W1921125642","https://openalex.org/W1986941465","https://openalex.org/W2101744821","https://openalex.org/W2102766615","https://openalex.org/W2138223068","https://openalex.org/W2138876803","https://openalex.org/W4238998407","https://openalex.org/W4245630182","https://openalex.org/W4255881788","https://openalex.org/W4302458519","https://openalex.org/W6640144101","https://openalex.org/W6821240533"],"related_works":["https://openalex.org/W2168652618","https://openalex.org/W3129977055","https://openalex.org/W2127247647","https://openalex.org/W2386022279","https://openalex.org/W1488117239","https://openalex.org/W1966764473","https://openalex.org/W4387905179","https://openalex.org/W2519443189","https://openalex.org/W4243936066","https://openalex.org/W4236027727"],"abstract_inverted_index":{"Circuit":[0],"fabrics":[1],"composed":[2],"of":[3,28,42,64,88,126],"highly":[4],"regular":[5],"structures,":[6],"called":[7],"logic":[8,19,58,90],"bricks,":[9],"have":[10],"been":[11,33],"described":[12],"recently":[13],"for":[14,118],"improving":[15],"yield.":[16],"An":[17],"automated":[18],"brick":[20,30,59,91,112],"design":[21],"flow":[22],"based":[23],"on":[24],"a":[25,57],"SAT":[26,86],"formulation":[27,87],"the":[29,40,62,85,89],"routing":[31,92],"has":[32],"developed":[34],"to":[35,60,68,75,84,110],"minimize":[36],"wire":[37,128],"length":[38,129],"and":[39,71,130],"number":[41],"vias":[43],"while":[44],"maintaining":[45],"several":[46,111],"design-for-manufacturability":[47],"constraints.":[48],"In":[49],"this":[50],"work,":[51],"testability":[52],"enhancements":[53],"are":[54],"imposed":[55],"into":[56],"reduce":[61],"likelihood":[63],"(i)":[65],"feedback":[66],"bridges":[67,105,120],"improve":[69,76],"test":[70],"(ii)":[72],"equivalent":[73],"faults":[74],"diagnosis.":[77],"This":[78],"is":[79],"accomplished":[80],"by":[81],"adding":[82],"constraints":[83],"that":[93],"restricts":[94],"certain":[95],"wires":[96],"from":[97],"being":[98],"routed":[99],"in":[100,115,124],"close":[101],"proximity,":[102],"thus":[103],"making":[104],"between":[106],"them":[107],"unlikely.":[108],"Application":[109],"designs":[113],"resulted":[114],"critical-area":[116],"reductions":[117],"targeted":[119],"with":[121],"little":[122],"degradation":[123],"terms":[125],"additional":[127],"via":[131],"count.":[132]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}