{"id":"https://openalex.org/W3141785161","doi":"https://doi.org/10.1109/date.2008.4484710","title":"A Scalable Algorithmic Framework for Row-Based Power-Gating","display_name":"A Scalable Algorithmic Framework for Row-Based Power-Gating","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W3141785161","doi":"https://doi.org/10.1109/date.2008.4484710","mag":"3141785161"},"language":"en","primary_location":{"id":"doi:10.1109/date.2008.4484710","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484710","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006552035","display_name":"Ashoka Sathanur","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Sathanur","raw_affiliation_strings":["Politecnico di Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079755983","display_name":"Antonio Pullini","orcid":"https://orcid.org/0000-0001-6709-4214"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Pullini","raw_affiliation_strings":["Politecnico di Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Benini","raw_affiliation_strings":["Politecnico di Turino, Italy","Universit\u00e1 di Bologna"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Turino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Universit\u00e1 di Bologna","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058379509","display_name":"Alberto Macii","orcid":"https://orcid.org/0000-0002-8869-5710"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Macii","raw_affiliation_strings":["Politecnico di Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005432629","display_name":"Enrico Macii","orcid":"https://orcid.org/0000-0001-9046-5618"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"E. Macii","raw_affiliation_strings":["Politecnico di Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054377788","display_name":"M. Poncino","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Poncino","raw_affiliation_strings":["Politecnico di Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4744,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.65950739,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"12","issue":null,"first_page":"379","last_page":"384"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.946184515953064},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.7543239593505859},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6839041709899902},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5757699608802795},{"id":"https://openalex.org/keywords/row","display_name":"Row","score":0.564934492111206},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.5454287528991699},{"id":"https://openalex.org/keywords/sleep-mode","display_name":"Sleep mode","score":0.48300397396087646},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.46351683139801025},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.43416091799736023},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.43410515785217285},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.41814738512039185},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38157081604003906},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3623921275138855},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.36023515462875366},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.19209685921669006},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16981086134910583},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11007168889045715},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10247179865837097}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.946184515953064},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.7543239593505859},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6839041709899902},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5757699608802795},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.564934492111206},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.5454287528991699},{"id":"https://openalex.org/C57149124","wikidata":"https://www.wikidata.org/wiki/Q587346","display_name":"Sleep mode","level":4,"score":0.48300397396087646},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.46351683139801025},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.43416091799736023},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.43410515785217285},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.41814738512039185},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38157081604003906},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3623921275138855},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.36023515462875366},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.19209685921669006},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16981086134910583},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11007168889045715},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10247179865837097},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2008.4484710","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484710","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1983067779","https://openalex.org/W2004934210","https://openalex.org/W2086839192","https://openalex.org/W2102401606","https://openalex.org/W2109797003","https://openalex.org/W2114621701","https://openalex.org/W2121190917","https://openalex.org/W2130968703","https://openalex.org/W2131862714","https://openalex.org/W2138499286","https://openalex.org/W2154095011","https://openalex.org/W2172661603","https://openalex.org/W4248723628","https://openalex.org/W4254395785","https://openalex.org/W6651724243","https://openalex.org/W6672355795"],"related_works":["https://openalex.org/W2259094912","https://openalex.org/W2109343975","https://openalex.org/W2021918087","https://openalex.org/W2324305405","https://openalex.org/W2139542266","https://openalex.org/W2046826624","https://openalex.org/W574669072","https://openalex.org/W2169578282","https://openalex.org/W2131198957","https://openalex.org/W3208532083"],"abstract_inverted_index":{"Leakage":[0],"power":[1,25,125,176],"is":[2,44,155],"a":[3,95,103],"serious":[4],"concern":[5],"in":[6,27,67,76],"nanometer":[7],"CMOS":[8],"technologies.":[9],"In":[10,32],"this":[11],"paper":[12],"we":[13,34,137,164],"focus":[14],"on":[15,46],"leakage":[16,124,175],"reduction":[17],"through":[18],"automatic":[19],"insertion":[20],"of":[21,49,112],"sleep":[22,145],"transistors":[23],"for":[24,38,55,119],"gating":[26],"standard":[28],"cell":[29],"based":[30,40,45],"designs.":[31],"particular,":[33],"propose":[35],"clustering":[36,58,84,167],"algorithms":[37,85],"row-":[39],"power-gating":[41,66,73],"methodology":[42,59],"which":[43,93,106],"using":[47],"rows":[48],"the":[50,53,77,113,121,123,139],"layout":[51,114],"as":[52,74,127],"granularity":[54],"clustering.":[56],"Our":[57],"does":[60],"timing":[61,71,141],"and":[62,102,148,172],"area":[63,147,153],"constraint":[64,154],"driven":[65,72],"contrast":[68],"to":[69,108,129],"only":[70],"proposed":[75],"previous":[78,130],"works.":[79],"We":[80,160],"present":[81],"two":[82],"distinct":[83],"with":[86,168],"different":[87],"accuracy-efficiency":[88],"trade-off.":[89],"An":[90],"optimal":[91],"one,":[92,105],"exploits":[94],"0-1":[96],"or":[97],"binary":[98],"integer":[99],"programming":[100],"approach,":[101],"heuristic":[104],"resorts":[107],"an":[109],"implicit":[110],"enumeration":[111],"rows.":[115],"Results":[116],"show":[117,162],"that,":[118],"all":[120],"benchmarks,":[122],"savings,":[126],"compared":[128],"techniques,":[131],"are":[132],"more":[133],"than":[134],"75%":[135],"when":[136,152],"have":[138],"same":[140],"constraints":[142],"but":[143],"half":[144],"transistor":[146],"at":[149,157],"least":[150],"60%":[151],"set":[156],"one":[158],"fourth.":[159],"also":[161],"that":[163],"can":[165],"perform":[166],"no":[169],"speed":[170],"degradation":[171],"achieve":[173],"maximum":[174],"savings":[177],"up-to":[178],"83%.":[179]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}