{"id":"https://openalex.org/W3150324509","doi":"https://doi.org/10.1109/date.2008.4484700","title":"Model Checking of Analog Systems using an Analog Specification Language","display_name":"Model Checking of Analog Systems using an Analog Specification Language","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W3150324509","doi":"https://doi.org/10.1109/date.2008.4484700","mag":"3150324509"},"language":"en","primary_location":{"id":"doi:10.1109/date.2008.4484700","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484700","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080174920","display_name":"Sebastian Steinhorst","orcid":"https://orcid.org/0000-0002-4096-2584"},"institutions":[{"id":"https://openalex.org/I114090438","display_name":"Goethe University Frankfurt","ror":"https://ror.org/04cvxnb49","country_code":"DE","type":"education","lineage":["https://openalex.org/I114090438"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Sebastian Steinhorst","raw_affiliation_strings":["Department of Computer Science, University of Frankfurt am Main, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Frankfurt am Main, Germany","institution_ids":["https://openalex.org/I114090438"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038049766","display_name":"Lars Hedrich","orcid":null},"institutions":[{"id":"https://openalex.org/I114090438","display_name":"Goethe University Frankfurt","ror":"https://ror.org/04cvxnb49","country_code":"DE","type":"education","lineage":["https://openalex.org/I114090438"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Lars Hedrich","raw_affiliation_strings":["Department of Computer Science, University of Frankfurt am Main, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Frankfurt am Main, Germany","institution_ids":["https://openalex.org/I114090438"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5080174920"],"corresponding_institution_ids":["https://openalex.org/I114090438"],"apc_list":null,"apc_paid":null,"fwci":4.097,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.95068493,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"324","last_page":"329"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7751345634460449},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.5342667698860168},{"id":"https://openalex.org/keywords/specification-language","display_name":"Specification language","score":0.526776909828186},{"id":"https://openalex.org/keywords/verifiable-secret-sharing","display_name":"Verifiable secret sharing","score":0.5140637159347534},{"id":"https://openalex.org/keywords/property","display_name":"Property (philosophy)","score":0.5036534667015076},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.48560065031051636},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.46736690402030945},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.46308809518814087},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3344230353832245},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.32074981927871704},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09959679841995239},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08090764284133911}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7751345634460449},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.5342667698860168},{"id":"https://openalex.org/C201677973","wikidata":"https://www.wikidata.org/wiki/Q1209840","display_name":"Specification language","level":2,"score":0.526776909828186},{"id":"https://openalex.org/C85847156","wikidata":"https://www.wikidata.org/wiki/Q59015987","display_name":"Verifiable secret sharing","level":3,"score":0.5140637159347534},{"id":"https://openalex.org/C189950617","wikidata":"https://www.wikidata.org/wiki/Q937228","display_name":"Property (philosophy)","level":2,"score":0.5036534667015076},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.48560065031051636},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.46736690402030945},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.46308809518814087},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3344230353832245},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.32074981927871704},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09959679841995239},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08090764284133911},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2008.4484700","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484700","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1570732927","https://openalex.org/W1576278728","https://openalex.org/W1590315663","https://openalex.org/W1976415026","https://openalex.org/W2026229283","https://openalex.org/W2051068608","https://openalex.org/W2104439088","https://openalex.org/W3150324509","https://openalex.org/W4254726612","https://openalex.org/W6634694858"],"related_works":["https://openalex.org/W2037121848","https://openalex.org/W4312733571","https://openalex.org/W2006962382","https://openalex.org/W2149716943","https://openalex.org/W4315606162","https://openalex.org/W2340807904","https://openalex.org/W1547517160","https://openalex.org/W1483297389","https://openalex.org/W2996306923","https://openalex.org/W1608485412"],"abstract_inverted_index":{"In":[0],"this":[1,31],"contribution":[2],"an":[3],"advanced":[4],"methodology":[5,63],"for":[6,29],"model":[7,26],"checking":[8,27],"of":[9,38],"analog":[10,16],"systems":[11],"is":[12,23,64],"introduced.":[13],"A":[14],"new":[15,61],"specification":[17],"language":[18,32],"(ASL)for":[19],"efficient":[20],"property":[21],"specifications":[22],"defined":[24],"and":[25,41,47,69,74],"algorithms":[28],"implementing":[30],"are":[33,72],"presented.":[34],"This":[35],"allows":[36],"verification":[37,62],"complex":[39],"static":[40],"dynamic":[42],"circuit":[43,78],"properties":[44],"like":[45],"oscillation":[46],"startup":[48],"time":[49],"that":[50],"have":[51],"not":[52],"yet":[53],"been":[54],"formally":[55],"verifiable":[56],"with":[57],"previous":[58],"approaches.":[59],"The":[60],"applied":[65],"to":[66,76],"example":[67],"circuits":[68],"experimental":[70],"results":[71],"discussed":[73],"compared":[75],"conventional":[77],"simulation.":[79]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}