{"id":"https://openalex.org/W2475928831","doi":"https://doi.org/10.1109/date.2008.4484684","title":"Test-Architecture Optimization and Test Scheduling for SOCs with Core-Level Expansion of Compressed Test Patterns","display_name":"Test-Architecture Optimization and Test Scheduling for SOCs with Core-Level Expansion of Compressed Test Patterns","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2475928831","doi":"https://doi.org/10.1109/date.2008.4484684","mag":"2475928831"},"language":"en","primary_location":{"id":"doi:10.1109/date.2008.4484684","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484684","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078557689","display_name":"Anders Larsson","orcid":"https://orcid.org/0000-0002-0912-7695"},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Anders Larsson","raw_affiliation_strings":["Embedded Systems Laboratory, Link\u00f6ping University, Linkoping, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory, Link\u00f6ping University, Linkoping, Sweden","institution_ids":["https://openalex.org/I102134673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005848285","display_name":"Erik Larsson","orcid":"https://orcid.org/0000-0001-6672-0279"},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Erik Larsson","raw_affiliation_strings":["Embedded Systems Laboratory, Link\u00f6ping University, Linkoping, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory, Link\u00f6ping University, Linkoping, Sweden","institution_ids":["https://openalex.org/I102134673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033880864","display_name":"Krishnendu Chakrabarty","orcid":"https://orcid.org/0000-0003-4475-6435"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishnendu Chakrabarty","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001844771","display_name":"Petru Eles","orcid":"https://orcid.org/0000-0001-8621-3346"},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Petru Eles","raw_affiliation_strings":["Embedded Systems Laboratory, Link\u00f6ping University, Linkoping, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory, Link\u00f6ping University, Linkoping, Sweden","institution_ids":["https://openalex.org/I102134673"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003372884","display_name":"Zebo Peng","orcid":"https://orcid.org/0000-0002-5137-565X"},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Zebo Peng","raw_affiliation_strings":["Embedded Systems Laboratory, Link\u00f6ping University, Linkoping, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Embedded Systems Laboratory, Link\u00f6ping University, Linkoping, Sweden","institution_ids":["https://openalex.org/I102134673"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"188","last_page":"193"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.6598010659217834},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5821609497070312},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5724412798881531},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5529159903526306},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5095148682594299},{"id":"https://openalex.org/keywords/test-data","display_name":"Test data","score":0.4904501140117645},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.46858495473861694},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.42808303236961365},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.41988417506217957},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24225571751594543},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.18364819884300232},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.1836129128932953}],"concepts":[{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.6598010659217834},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5821609497070312},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5724412798881531},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5529159903526306},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5095148682594299},{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.4904501140117645},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.46858495473861694},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.42808303236961365},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.41988417506217957},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24225571751594543},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.18364819884300232},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.1836129128932953},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2008.4484684","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484684","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},{"id":"pmh:oai:lup.lub.lu.se:64ba8c44-eb3e-4e2e-b302-eb0a535e843f","is_oa":false,"landing_page_url":"https://lup.lub.lu.se/record/2340979","pdf_url":null,"source":{"id":"https://openalex.org/S4306400536","display_name":"Lund University Publications (Lund University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I187531555","host_organization_name":"Lund University","host_organization_lineage":["https://openalex.org/I187531555"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1515606474","https://openalex.org/W1517139843","https://openalex.org/W1998067664","https://openalex.org/W2074730724","https://openalex.org/W2101900253","https://openalex.org/W2105282021","https://openalex.org/W2112420302","https://openalex.org/W2117892220","https://openalex.org/W2125474840","https://openalex.org/W2140035276","https://openalex.org/W2149211345","https://openalex.org/W2151243068","https://openalex.org/W2165642910","https://openalex.org/W4238901649","https://openalex.org/W4242912069","https://openalex.org/W4251253004","https://openalex.org/W6631122638"],"related_works":["https://openalex.org/W4285708951","https://openalex.org/W2147986372","https://openalex.org/W2786111245","https://openalex.org/W1979305473","https://openalex.org/W3009953521","https://openalex.org/W4234763172","https://openalex.org/W2992024382","https://openalex.org/W1863819993","https://openalex.org/W2144004661","https://openalex.org/W2129020400"],"abstract_inverted_index":{"The":[0],"ever-increasing":[1],"test":[2,15,25,28,39,49,63,73,99,124,128],"data":[3,29,125],"volume":[4,126],"for":[5,35,88,107],"core-based":[6],"system-on-chip":[7],"(SOC)":[8],"integrated":[9],"circuits":[10],"is":[11,42],"resulting":[12],"in":[13,123],"high":[14],"times":[16],"and":[17,27,38,56,85,97,127],"excessive":[18],"tester":[19],"memory":[20],"requirements.":[21],"To":[22],"reduce":[23],"both":[24],"time":[26,64],"volume,":[30],"we":[31,59],"propose":[32],"a":[33,134],"technique":[34],"test-architecture":[36],"optimization":[37],"scheduling":[40],"that":[41,61,115,136],"based":[43],"on":[44,140],"core-level":[45,141],"expansion":[46],"of":[47,72,143],"compressed":[48],"patterns.":[50,144],"For":[51],"each":[52,89],"wrapped":[53],"embedded":[54],"core":[55],"its":[57],"decompressor,":[58],"show":[60],"the":[62,70,78,83,94,98,102,116],"does":[65,137],"not":[66,138],"decrease":[67],"monotonically":[68],"with":[69],"width":[71],"access":[74],"mechanism":[75],"(TAM)":[76],"at":[77,101],"decompressor":[79,86],"input.":[80],"We":[81],"optimize":[82],"wrapper":[84],"designs":[87],"core,":[90],"as":[91,93],"well":[92],"TAM":[95],"architecture":[96],"schedule":[100],"SOC":[103],"level.":[104],"Experimental":[105],"results":[106],"SOCs":[108],"crafted":[109],"from":[110],"several":[111],"industrial":[112],"cores":[113],"demonstrate":[114],"proposed":[117],"method":[118,135],"leads":[119],"to":[120,133],"significant":[121],"reduction":[122],"time,":[129],"especially":[130],"when":[131],"compared":[132],"rely":[139],"decompression":[142]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}