{"id":"https://openalex.org/W3147519495","doi":"https://doi.org/10.1109/date.2008.4484674","title":"SystemC-based Modelling, Seamless Refinement, and Synthesis of a JPEG 2000 Decoder","display_name":"SystemC-based Modelling, Seamless Refinement, and Synthesis of a JPEG 2000 Decoder","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W3147519495","doi":"https://doi.org/10.1109/date.2008.4484674","mag":"3147519495"},"language":"en","primary_location":{"id":"doi:10.1109/date.2008.4484674","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484674","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027858506","display_name":"Kim Gr\u00fcttner","orcid":"https://orcid.org/0000-0002-4988-3858"},"institutions":[{"id":"https://openalex.org/I202367325","display_name":"Oldenburger Institut f\u00fcr Informatik","ror":"https://ror.org/003sav189","country_code":"DE","type":"facility","lineage":["https://openalex.org/I202367325"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Kim Gruttner","raw_affiliation_strings":["OFFIS e.V., Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"OFFIS e.V., Germany","institution_ids":["https://openalex.org/I202367325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080413334","display_name":"Frank Oppenheimer","orcid":null},"institutions":[{"id":"https://openalex.org/I202367325","display_name":"Oldenburger Institut f\u00fcr Informatik","ror":"https://ror.org/003sav189","country_code":"DE","type":"facility","lineage":["https://openalex.org/I202367325"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Oppenheimer","raw_affiliation_strings":["OFFIS e.V., Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"OFFIS e.V., Germany","institution_ids":["https://openalex.org/I202367325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048688572","display_name":"Wolfgang Nebel","orcid":null},"institutions":[{"id":"https://openalex.org/I202367325","display_name":"Oldenburger Institut f\u00fcr Informatik","ror":"https://ror.org/003sav189","country_code":"DE","type":"facility","lineage":["https://openalex.org/I202367325"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Wolfgang Nebel","raw_affiliation_strings":["OFFIS e.V., Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"OFFIS e.V., Germany","institution_ids":["https://openalex.org/I202367325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046868986","display_name":"Fabien Colas-Bigey","orcid":null},"institutions":[{"id":"https://openalex.org/I4210140930","display_name":"Thales (France)","ror":"https://ror.org/04emwm605","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210140930"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Fabien Colas-Bigey","raw_affiliation_strings":["Thales Communications, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Thales Communications, France","institution_ids":["https://openalex.org/I4210140930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106429385","display_name":"Anne-Marie Fouilliart","orcid":null},"institutions":[{"id":"https://openalex.org/I4210140930","display_name":"Thales (France)","ror":"https://ror.org/04emwm605","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210140930"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Anne-Marie Fouilliart","raw_affiliation_strings":["Thales Communications, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Thales Communications, France","institution_ids":["https://openalex.org/I4210140930"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"128","last_page":"133"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9896000027656555,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9886999726295471,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9297762513160706},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8664782047271729},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5089077949523926},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.48641204833984375},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.48195502161979675},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45557302236557007},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.451959490776062},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4389277696609497},{"id":"https://openalex.org/keywords/jpeg","display_name":"JPEG","score":0.4358539283275604},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3958512544631958},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2546296715736389},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1474941074848175},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.09463346004486084}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9297762513160706},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8664782047271729},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5089077949523926},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.48641204833984375},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.48195502161979675},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45557302236557007},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.451959490776062},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4389277696609497},{"id":"https://openalex.org/C198751489","wikidata":"https://www.wikidata.org/wiki/Q2195","display_name":"JPEG","level":3,"score":0.4358539283275604},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3958512544631958},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2546296715736389},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1474941074848175},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.09463346004486084}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2008.4484674","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484674","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1498455513","https://openalex.org/W2030265202","https://openalex.org/W2163889398","https://openalex.org/W2351422932","https://openalex.org/W2481725867"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1984090905","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W4233602124","https://openalex.org/W2122949436","https://openalex.org/W78782492","https://openalex.org/W2077870657"],"abstract_inverted_index":{"This":[0],"paper":[1],"will":[2],"exemplarily":[3],"describe":[4],"and":[5,14,92,137],"evaluate":[6],"the":[7,57,74,86,94,101,114,142],"OSSS":[8,24,48],"methodology":[9],"for":[10,100,113,132,135,141],"embedded":[11],"hardware/software":[12],"systems":[13],"its":[15],"use":[16],"in":[17],"a":[18,27,36],"JPEG":[19,102],"2000":[20,103],"decoder":[21],"case-study.":[22],"The":[23],"approach":[25],"defines":[26],"design":[28,65],"flow":[29],"starting":[30],"from":[31],"an":[32,83,120],"Application":[33],"Model":[34],"providing":[35],"rich":[37],"subset":[38],"of":[39,85,96],"SystemC":[40],"<sup":[41],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[42],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">TM</sup>":[43],"/C++":[44],"augmented":[45],"with":[46],"specific":[47],"language":[49],"concepts.":[50],"It":[51],"can":[52,107],"be":[53,108],"used":[54,109],"to":[55,73,128],"identify":[56],"most":[58],"promising":[59],"parallel":[60],"structure":[61],"by":[62],"comparing":[63],"different":[64,97],"alternatives.":[66],"A":[67],"clearly":[68],"defined":[69],"refinement":[70],"process":[71],"leads":[72],"Virtual":[75],"Target":[76],"Architecture":[77],"(VTA)":[78],"Model.":[79],"These":[80],"refinements":[81],"enable":[82],"analysis":[84],"system":[87],"behaviour":[88],"at":[89],"cycle-accurate":[90],"granularity":[91],"support":[93],"exploration":[95],"target":[98,143],"architectures":[99],"decoder.":[104],"VTA":[105],"models":[106],"as":[110],"direct":[111],"input":[112],"FOSSY":[115],"synthesis":[116],"tool,":[117],"which":[118],"performs":[119],"automatic":[121],"transformation":[122],"into":[123],"implementation":[124],"models;":[125],"that":[126],"is":[127],"generate":[129],"VHDL":[130],"code":[131],"hardware,":[133],"C/C++":[134],"software,":[136],"platform":[138],"configuration":[139],"files":[140],"technology.":[144]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}