{"id":"https://openalex.org/W3148883735","doi":"https://doi.org/10.1109/date.2008.4484666","title":"Quantitative Evaluation in Embedded System Design: Validation of Multiprocessor Multithreaded Architectures","display_name":"Quantitative Evaluation in Embedded System Design: Validation of Multiprocessor Multithreaded Architectures","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W3148883735","doi":"https://doi.org/10.1109/date.2008.4484666","mag":"3148883735"},"language":"en","primary_location":{"id":"doi:10.1109/date.2008.4484666","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484666","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://inria.hal.science/inria-00199914","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040447799","display_name":"Nicolas Coste","orcid":"https://orcid.org/0000-0001-5234-2115"},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Nicolas Coste","raw_affiliation_strings":["STMicroelectronics, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Grenoble, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022400989","display_name":"Hubert Garavel","orcid":null},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Hubert Garavel","raw_affiliation_strings":["INRIA, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"INRIA, Grenoble, France","institution_ids":["https://openalex.org/I1326498283"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028747794","display_name":"Holger Hermanns","orcid":"https://orcid.org/0000-0002-2766-9615"},"institutions":[{"id":"https://openalex.org/I91712215","display_name":"Saarland University","ror":"https://ror.org/01jdpyv68","country_code":"DE","type":"education","lineage":["https://openalex.org/I91712215"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Holger Hermanns","raw_affiliation_strings":["University of Saarland, Saarbruecken, Germany"],"affiliations":[{"raw_affiliation_string":"University of Saarland, Saarbruecken, Germany","institution_ids":["https://openalex.org/I91712215"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067056574","display_name":"Richard Hersemeule","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Richard Hersemeule","raw_affiliation_strings":["STMicroelectronics, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Grenoble, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068167440","display_name":"Yvain Thonnart","orcid":"https://orcid.org/0000-0001-7721-5796"},"institutions":[{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]},{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Yvain Thonnart","raw_affiliation_strings":["CEA/Leti, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"CEA/Leti, Grenoble, France","institution_ids":["https://openalex.org/I4210150049","https://openalex.org/I2738703131"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000920883","display_name":"Meriem Zidouni","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Meriem Zidouni","raw_affiliation_strings":["Chinese University of Hong Kong, Les Clayes-sous-bois, France"],"affiliations":[{"raw_affiliation_string":"Chinese University of Hong Kong, Les Clayes-sous-bois, France","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5040447799"],"corresponding_institution_ids":["https://openalex.org/I4210104693"],"apc_list":null,"apc_paid":null,"fwci":0.7582,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.71940928,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2428","issue":null,"first_page":"88","last_page":"89"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.811600923538208},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7986053824424744},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.746593177318573},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.622211217880249},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.5665158033370972},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.536983072757721},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5314285755157471},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.49059024453163147},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2942868769168854},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15940886735916138},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07610514760017395},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.06460559368133545}],"concepts":[{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.811600923538208},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7986053824424744},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.746593177318573},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.622211217880249},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5665158033370972},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.536983072757721},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5314285755157471},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.49059024453163147},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2942868769168854},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15940886735916138},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07610514760017395},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.06460559368133545}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2008.4484666","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484666","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:inria-00199914v1","is_oa":true,"landing_page_url":"https://inria.hal.science/inria-00199914","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Special Session at Design, Automation and Test in Europe DATE'08, Mar 2008, (Munich, German Munich, Germany, March 2008, France","raw_type":"Conference papers"}],"best_oa_location":{"id":"pmh:oai:HAL:inria-00199914v1","is_oa":true,"landing_page_url":"https://inria.hal.science/inria-00199914","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Special Session at Design, Automation and Test in Europe DATE'08, Mar 2008, (Munich, German Munich, Germany, March 2008, France","raw_type":"Conference papers"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5600000023841858,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1495079723","https://openalex.org/W1503158842","https://openalex.org/W1507281497","https://openalex.org/W2096907015","https://openalex.org/W2126438238","https://openalex.org/W4234927713","https://openalex.org/W6678897896","https://openalex.org/W7073855741"],"related_works":["https://openalex.org/W2374902472","https://openalex.org/W2170132667","https://openalex.org/W2731059981","https://openalex.org/W2268046897","https://openalex.org/W4298274492","https://openalex.org/W2103730129","https://openalex.org/W2059517625","https://openalex.org/W2356196769","https://openalex.org/W4255428424","https://openalex.org/W2057234250"],"abstract_inverted_index":{"As":[0],"levels":[1],"of":[2],"parallelism":[3],"are":[4,19,64],"becoming":[5],"increasingly":[6],"complex":[7],"in":[8,42,51],"multiprocessor":[9],"architectures":[10,69],"GALS":[11],"and":[12,16,28,54,61,74],"asynchronous":[13],"circuits,":[14],"methodologies":[15],"software":[17],"tools":[18,57],"needed":[20],"to":[21,29,66],"verify":[22],"their":[23,31],"functional":[24],"behavior":[25],"(qualitative":[26],"properties)":[27],"predict":[30],"performance":[32,55],"(quantitative":[33],"properties).":[34],"This":[35],"paper":[36],"presents":[37],"the":[38,43],"work":[39],"currently":[40],"done":[41],"multival":[44],"project":[45],"(pole":[46],"de":[47],"competitivite":[48],"mondial":[49],"Minalogic),":[50],"which":[52],"verification":[53],"evaluation":[56],"developed":[58],"at":[59],"INRIA":[60],"Saarland":[62],"University":[63],"applied":[65],"three":[67],"industrial":[68],"designed":[70],"by":[71],"Bull":[72],"CEA/Leti":[73],"STMicroelectronics.":[75]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}