{"id":"https://openalex.org/W4234456726","doi":"https://doi.org/10.1109/date.2008.4484651","title":"Cycle-approximate Retargetable Performance Estimation at the Transaction Level","display_name":"Cycle-approximate Retargetable Performance Estimation at the Transaction Level","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W4234456726","doi":"https://doi.org/10.1109/date.2008.4484651"},"language":"en","primary_location":{"id":"doi:10.1109/date.2008.4484651","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484651","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043250728","display_name":"Yonghyun Hwang","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yonghyun Hwang","raw_affiliation_strings":["Center for Embedded Computer Systems, University of California, Irvine, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Embedded Computer Systems, University of California, Irvine, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109251050","display_name":"Samar Abdi","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Samar Abdi","raw_affiliation_strings":["Center for Embedded Computer Systems, University of California, Irvine, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Embedded Computer Systems, University of California, Irvine, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025797692","display_name":"Daniel D. Gajski","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Gajski","raw_affiliation_strings":["Center for Embedded Computer Systems, University of California, Irvine, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Embedded Computer Systems, University of California, Irvine, USA","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":8.4921,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.98746082,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"3","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8444734811782837},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8213367462158203},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.658065676689148},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.5527879595756531},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.527538537979126},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.49329179525375366},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4782734811306},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.46262264251708984},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.44437074661254883},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.42575421929359436},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34688800573349},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34403353929519653},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.24395927786827087},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.13672122359275818},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1310029923915863}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8444734811782837},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8213367462158203},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.658065676689148},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.5527879595756531},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.527538537979126},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.49329179525375366},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4782734811306},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.46262264251708984},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.44437074661254883},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.42575421929359436},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34688800573349},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34403353929519653},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.24395927786827087},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.13672122359275818},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1310029923915863}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2008.4484651","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484651","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1814926891","https://openalex.org/W2104225326","https://openalex.org/W2112502086","https://openalex.org/W2114084469","https://openalex.org/W2155867784","https://openalex.org/W4251840223","https://openalex.org/W4255682579"],"related_works":["https://openalex.org/W2537252220","https://openalex.org/W2544073398","https://openalex.org/W1831349210","https://openalex.org/W2548514518","https://openalex.org/W2106574988","https://openalex.org/W2802530065","https://openalex.org/W4248746722","https://openalex.org/W3206586607","https://openalex.org/W2242433395","https://openalex.org/W1603163876"],"abstract_inverted_index":{"This":[0,68],"paper":[1],"presents":[2],"a":[3,72,85],"novel":[4],"cycle-approximate":[5],"performance":[6],"estimation":[7,111],"technique":[8,112],"for":[9,16,136,147],"automatically":[10,145],"generated":[11,81,94,146],"transaction":[12],"level":[13],"models":[14],"(TLMs)":[15],"heterogeneous":[17,149],"multi-core":[18,123],"designs.":[19],"The":[20,35,93],"inputs":[21],"are":[22,61],"application":[23],"C":[24,59,78],"processes":[25,60],"and":[26,45,63,82,98,125,175],"their":[27],"mapping":[28],"to":[29,115,121,154,167,182],"processing":[30,36,51],"units":[31],"in":[32,57,192],"the":[33,50,54,58,102,110],"platform.":[34],"unit":[37,52],"model":[38],"consists":[39],"of":[40,89,170,178,195],"pipelined":[41],"datapath,":[42],"memory":[43],"hierarchy":[44],"branch":[46],"delay":[47],"model.":[48],"Using":[49],"model,":[53],"basic":[55],"blocks":[56],"analyzed":[62],"annotated":[64],"with":[65,84,152],"estimated":[66,193],"delays.":[67],"is":[69,80,96,108,113],"followed":[70],"by":[71],"code":[73,79],"generation":[74],"phase":[75],"where":[76],"delay-annotated":[77],"linked":[83],"SystemC":[86],"wrapper":[87],"consisting":[88],"inter-process":[90],"communication":[91],"channels.":[92],"TLM":[95,161],"compiled":[97,130],"executed":[99],"natively":[100],"on":[101,190],"host":[103],"machine.":[104],"Our":[105],"key":[106],"contribution":[107],"that":[109],"close":[114],"cycle-accurate,":[116],"it":[117,126],"can":[118],"be":[119],"applied":[120],"any":[122],"platform":[124],"produces":[127],"high-speed":[128],"native":[129],"TLMs.":[131],"For":[132],"experiments,":[133],"timed":[134],"TLMs":[135],"industrial":[137],"scale":[138],"designs":[139],"such":[140],"as":[141],"MP3":[142],"decoder":[143],"were":[144],"4":[148],"multi-processor":[150],"platforms":[151],"up":[153],"5":[155],"PEs":[156],"under":[157,163],"1":[158,164],"minute.":[159],"Each":[160],"simulated":[162],"second,":[165],"compared":[166],"3-4":[168],"hrs":[169,177],"instruction":[171],"set":[172],"simulation":[173],"(ISS)":[174],"15-18":[176],"RTL":[179],"simulation.":[180],"Comparison":[181],"on-board":[183],"measurement":[184],"showed":[185],"only":[186],"8":[187],"%":[188],"error":[189],"average":[191],"number":[194],"cycles.":[196]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}