{"id":"https://openalex.org/W2000524517","doi":"https://doi.org/10.1109/date.2008.4484645","title":"Formal Methods in System and MpSoC Performance Analysis and Optimisation","display_name":"Formal Methods in System and MpSoC Performance Analysis and Optimisation","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2000524517","doi":"https://doi.org/10.1109/date.2008.4484645","mag":"2000524517"},"language":"en","primary_location":{"id":"doi:10.1109/date.2008.4484645","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484645","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075507551","display_name":"Rolf Ernst","orcid":"https://orcid.org/0000-0003-2414-9566"},"institutions":[{"id":"https://openalex.org/I94509681","display_name":"Technische Universit\u00e4t Braunschweig","ror":"https://ror.org/010nsgg66","country_code":"DE","type":"education","lineage":["https://openalex.org/I94509681"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Rolf Ernst","raw_affiliation_strings":["TU Braunschweig, DE","TU Braunschweig, DE#TAB#"],"affiliations":[{"raw_affiliation_string":"TU Braunschweig, DE","institution_ids":[]},{"raw_affiliation_string":"TU Braunschweig, DE#TAB#","institution_ids":["https://openalex.org/I94509681"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075507551","display_name":"Rolf Ernst","orcid":"https://orcid.org/0000-0003-2414-9566"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rolf Ernst","raw_affiliation_strings":["TU Braunschweig, DE","Symtavision, DE"],"affiliations":[{"raw_affiliation_string":"TU Braunschweig, DE","institution_ids":[]},{"raw_affiliation_string":"Symtavision, DE","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091258259","display_name":"Marek Jersak","orcid":null},"institutions":[{"id":"https://openalex.org/I4210089851","display_name":"BMW of North America (United States)","ror":"https://ror.org/00e2fqy76","country_code":"US","type":"company","lineage":["https://openalex.org/I4210089851"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Marek Jersak","raw_affiliation_strings":["BMW, DE"],"affiliations":[{"raw_affiliation_string":"BMW, DE","institution_ids":["https://openalex.org/I4210089851"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074849757","display_name":"Hans Sarnowski","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hans Sarnowski","raw_affiliation_strings":["NXP, NE"],"affiliations":[{"raw_affiliation_string":"NXP, NE","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111443523","display_name":"Marco J.G. Bekooij","orcid":null},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Marco Bekooij","raw_affiliation_strings":["National U of Singapore, SG"],"affiliations":[{"raw_affiliation_string":"National U of Singapore, SG","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100737286","display_name":"Samarjit Chakraborty","orcid":"https://orcid.org/0000-0002-0503-6235"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Samarjit Chakraborty","raw_affiliation_strings":["National U of Singapore, SG"],"affiliations":[{"raw_affiliation_string":"National U of Singapore, SG","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5075507551"],"corresponding_institution_ids":["https://openalex.org/I94509681"],"apc_list":null,"apc_paid":null,"fwci":0.8214,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.71011673,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"xlv","last_page":"xlv"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.951200008392334,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.951200008392334,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9182999730110168,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9082000255584717,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8834502696990967},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6008884310722351},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3762166202068329},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.3686276376247406}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8834502696990967},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6008884310722351},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3762166202068329},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3686276376247406}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2008.4484645","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484645","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2110564838","https://openalex.org/W1976012348","https://openalex.org/W2214202562","https://openalex.org/W2614713859","https://openalex.org/W2966924249","https://openalex.org/W2002682434","https://openalex.org/W4387782849","https://openalex.org/W2137671689","https://openalex.org/W2154106283","https://openalex.org/W2262476182"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-03-25T23:56:10.502304","created_date":"2025-10-10T00:00:00"}