{"id":"https://openalex.org/W2150728059","doi":"https://doi.org/10.1109/date.2007.364661","title":"A Decoupled Architecture of Processors with Scratch-Pad Memory Hierarchy","display_name":"A Decoupled Architecture of Processors with Scratch-Pad Memory Hierarchy","publication_year":2007,"publication_date":"2007-04-01","ids":{"openalex":"https://openalex.org/W2150728059","doi":"https://doi.org/10.1109/date.2007.364661","mag":"2150728059"},"language":"en","primary_location":{"id":"doi:10.1109/date.2007.364661","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2007.364661","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017987165","display_name":"A. Milidonis","orcid":"https://orcid.org/0000-0001-9408-2104"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"A. Milidonis","raw_affiliation_strings":["VLSI Design Laboratory, Electrical & Computer Engineering Department, University of Patras, Rio, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Electrical & Computer Engineering Department, University of Patras, Rio, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020046542","display_name":"Nikolaos S. Alachiotis","orcid":"https://orcid.org/0000-0002-9932-7964"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"N. Alachiotis","raw_affiliation_strings":["VLSI Design Laboratory, Electrical & Computer Engineering Department, University of Patras, Rio, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Electrical & Computer Engineering Department, University of Patras, Rio, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041672444","display_name":"Vasileios Porpodas","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"V. Porpodas","raw_affiliation_strings":["VLSI Design Laboratory, Electrical & Computer Engineering Department, University of Patras, Rio, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Electrical & Computer Engineering Department, University of Patras, Rio, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110387176","display_name":"Harris E. Michail","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"H. Michail","raw_affiliation_strings":["VLSI Design Laboratory, Electrical & Computer Engineering Department, University of Patras, Rio, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Electrical & Computer Engineering Department, University of Patras, Rio, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006176164","display_name":"Athanasios Kakarountas","orcid":"https://orcid.org/0000-0001-5431-2454"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"A. P. Kakarountas","raw_affiliation_strings":["VLSI Design Laboratory, Electrical & Computer Engineering Department, University of Patras, Rio, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Electrical & Computer Engineering Department, University of Patras, Rio, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112615786","display_name":"C.E. Goutis","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"C. E. Goutis","raw_affiliation_strings":["VLSI Design Laboratory, Electrical & Computer Engineering Department, University of Patras, Rio, Greece"],"affiliations":[{"raw_affiliation_string":"VLSI Design Laboratory, Electrical & Computer Engineering Department, University of Patras, Rio, Greece","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5017987165"],"corresponding_institution_ids":["https://openalex.org/I174878644"],"apc_list":null,"apc_paid":null,"fwci":0.95,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.7843722,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8695432543754578},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.7460291385650635},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6612879037857056},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5282449126243591},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5139877200126648},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5081367492675781},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4961791932582855},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.48260700702667236},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4816526472568512},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.4755301773548126},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.41958409547805786},{"id":"https://openalex.org/keywords/hierarchy","display_name":"Hierarchy","score":0.4146220088005066},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3716801404953003},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.349782794713974},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24377179145812988},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.18020811676979065},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.1001165509223938}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8695432543754578},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.7460291385650635},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6612879037857056},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5282449126243591},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5139877200126648},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5081367492675781},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4961791932582855},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.48260700702667236},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4816526472568512},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.4755301773548126},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.41958409547805786},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.4146220088005066},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3716801404953003},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.349782794713974},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24377179145812988},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.18020811676979065},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.1001165509223938},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2007.364661","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2007.364661","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},{"id":"pmh:oai:ktisis.cut.ac.cy:10488/7371","is_oa":false,"landing_page_url":"http://ktisis.cut.ac.cy/handle/10488/7371","pdf_url":null,"source":{"id":"https://openalex.org/S4306400897","display_name":"Ktisis at Cyprus University of Technology (Cyprus University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I163151358","host_organization_name":"Cyprus University of Technology","host_organization_lineage":["https://openalex.org/I163151358"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference Papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W142970848","https://openalex.org/W1500214070","https://openalex.org/W1994115836","https://openalex.org/W2005267849","https://openalex.org/W2096648046","https://openalex.org/W2107586520","https://openalex.org/W2117285153","https://openalex.org/W2128938762","https://openalex.org/W2154790323","https://openalex.org/W2157828735","https://openalex.org/W2166121368","https://openalex.org/W2170669923","https://openalex.org/W4249006057","https://openalex.org/W6630061753","https://openalex.org/W6679207818"],"related_works":["https://openalex.org/W2096506606","https://openalex.org/W2145484885","https://openalex.org/W2143690511","https://openalex.org/W2168550483","https://openalex.org/W2049272650","https://openalex.org/W3025845664","https://openalex.org/W1959889508","https://openalex.org/W1970751325","https://openalex.org/W2044064773","https://openalex.org/W4281569059"],"abstract_inverted_index":{"This":[0],"paper":[1],"present":[2],"a":[3,9,17],"decoupled":[4,21,73,151],"architecture":[5,22,135,144,176],"of":[6,12,49,71,103,145,186],"processors":[7,74],"with":[8,123,140,148,171,181],"memory":[10,54,86,105,125],"hierarchy":[11,55,106,126],"only":[13],"scratch-pad":[14],"memories,":[15],"and":[16,30,56,107,147],"main":[18],"memory.":[19],"The":[20,35,64,101,117,134],"also":[23],"exploits":[24],"the":[25,32,43,47,50,53,57,61,72,85,90,96,104,108,124,141,149,162,174,178],"parallelism":[26],"between":[27],"address":[28],"computation":[29],"processing":[31,60],"application":[33,36,62],"data.":[34,63],"code":[37],"is":[38,67,93,111,136,164],"split":[39],"in":[40,52,84,138,184],"two":[41],"programs":[42],"first":[44,65],"for":[45,59,81],"computing":[46],"addresses":[48],"data":[51,83],"second":[58,91],"program":[66,92],"executed":[68,94],"by":[69,95],"one":[70],"called":[75,99],"Access":[76,118],"which":[77,127],"uses":[78],"compiler":[79],"methods":[80],"placing":[82],"hierarchy.":[87],"In":[88],"parallel,":[89],"other":[97],"processor":[98,110,119],"Execute.":[100],"synchronization":[102],"Execute":[109],"achieved":[112],"through":[113],"simple":[114],"handshake":[115],"protocol.":[116],"requires":[120],"strong":[121],"communication":[122],"strongly":[128],"differentiates":[129],"it":[130],"from":[131],"traditional":[132],"uniprocessors.":[133],"compared":[137],"performance":[139,163,180],"MIPS":[142,172],"IV":[143,173],"SimpleScalar":[146],"existing":[150],"architectures":[152],"showing":[153],"its":[154],"higher":[155],"normalized":[156],"performance.":[157],"Experimental":[158],"results":[159],"show":[160],"that":[161],"increased":[165],"up":[166],"to":[167],"3.7":[168],"times.":[169],"Compared":[170],"proposed":[175],"achieves":[177],"above":[179],"insignificant":[182],"overheads":[183],"terms":[185],"area":[187]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}