{"id":"https://openalex.org/W2116639200","doi":"https://doi.org/10.1109/date.2006.243775","title":"A Methodology for FPGA to Structured-ASIC Synthesis and Verification","display_name":"A Methodology for FPGA to Structured-ASIC Synthesis and Verification","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W2116639200","doi":"https://doi.org/10.1109/date.2006.243775","mag":"2116639200"},"language":"en","primary_location":{"id":"doi:10.1109/date.2006.243775","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2006.243775","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Design Automation & Test in Europe Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038450823","display_name":"Mike Hutton","orcid":"https://orcid.org/0009-0009-0139-7242"},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M. Hutton","raw_affiliation_strings":["Altera Corporation, San Jose, CA, USA","Altera Corp. San Jose, CA, USA, mhutton@altera.com"],"affiliations":[{"raw_affiliation_string":"Altera Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I22433950"]},{"raw_affiliation_string":"Altera Corp. San Jose, CA, USA, mhutton@altera.com","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037298205","display_name":"Richard Yuan","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Yuan","raw_affiliation_strings":["Altera Corporation, San Jose, CA, USA","Altera Corporation San Jose CA"],"affiliations":[{"raw_affiliation_string":"Altera Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I22433950"]},{"raw_affiliation_string":"Altera Corporation San Jose CA","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077691455","display_name":"Jay Schleicher","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Schleicher","raw_affiliation_strings":["Altera Corporation (M) Sdn Bhd, Penang, Malaysia","Altera Corporation San Jose CA"],"affiliations":[{"raw_affiliation_string":"Altera Corporation (M) Sdn Bhd, Penang, Malaysia","institution_ids":["https://openalex.org/I22433950"]},{"raw_affiliation_string":"Altera Corporation San Jose CA","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067241056","display_name":"Gregg Baeckler","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Baeckler","raw_affiliation_strings":["Altera Corporation (M) Sdn Bhd, Penang, Malaysia","Altera Corporation San Jose CA"],"affiliations":[{"raw_affiliation_string":"Altera Corporation (M) Sdn Bhd, Penang, Malaysia","institution_ids":["https://openalex.org/I22433950"]},{"raw_affiliation_string":"Altera Corporation San Jose CA","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034057959","display_name":"Shing-Chi Cheung","orcid":"https://orcid.org/0000-0002-3508-7172"},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Cheung","raw_affiliation_strings":["Altera Corporation (M) Sdn Bhd, Penang, Malaysia","Altera Corporation San Jose CA"],"affiliations":[{"raw_affiliation_string":"Altera Corporation (M) Sdn Bhd, Penang, Malaysia","institution_ids":["https://openalex.org/I22433950"]},{"raw_affiliation_string":"Altera Corporation San Jose CA","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110213601","display_name":"Kar Keng Chua","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kar Keng Chua","raw_affiliation_strings":["Altera Corporation (M) Sdn Bhd, Penang, Malaysia","Altera Corporation (M) Sdn Bhd, Penang, Malaysia#TAB#"],"affiliations":[{"raw_affiliation_string":"Altera Corporation (M) Sdn Bhd, Penang, Malaysia","institution_ids":["https://openalex.org/I22433950"]},{"raw_affiliation_string":"Altera Corporation (M) Sdn Bhd, Penang, Malaysia#TAB#","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006713716","display_name":"Hee Kong Phoon","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hee Kong Phoon","raw_affiliation_strings":["Altera Corporation (M) Sdn Bhd, Penang, Malaysia","Altera Corporation (M) Sdn Bhd, Penang, Malaysia#TAB#"],"affiliations":[{"raw_affiliation_string":"Altera Corporation (M) Sdn Bhd, Penang, Malaysia","institution_ids":["https://openalex.org/I22433950"]},{"raw_affiliation_string":"Altera Corporation (M) Sdn Bhd, Penang, Malaysia#TAB#","institution_ids":["https://openalex.org/I22433950"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5038450823"],"corresponding_institution_ids":["https://openalex.org/I22433950"],"apc_list":null,"apc_paid":null,"fwci":2.5086,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.89079547,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.9037446975708008},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.849248468875885},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.70875084400177},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.6851832270622253},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5687477588653564},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.513086199760437},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.48717066645622253},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.4240819215774536},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.42329180240631104},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.3948390483856201},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3336552381515503},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.260202556848526},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1199275553226471},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09112507104873657},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.07148346304893494}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.9037446975708008},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.849248468875885},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.70875084400177},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.6851832270622253},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5687477588653564},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.513086199760437},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.48717066645622253},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.4240819215774536},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.42329180240631104},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.3948390483856201},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3336552381515503},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.260202556848526},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1199275553226471},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09112507104873657},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.07148346304893494},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2006.243775","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2006.243775","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Design Automation & Test in Europe Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Reduced inequalities","score":0.800000011920929,"id":"https://metadata.un.org/sdg/10"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1480183640","https://openalex.org/W1523051745","https://openalex.org/W1918409806","https://openalex.org/W1966730830","https://openalex.org/W1972641423","https://openalex.org/W1989882158","https://openalex.org/W2035579528","https://openalex.org/W2043567162","https://openalex.org/W2069543777","https://openalex.org/W2109485149","https://openalex.org/W2114484106","https://openalex.org/W2116075993","https://openalex.org/W2116094656","https://openalex.org/W2134849712","https://openalex.org/W2138986335","https://openalex.org/W2142024736","https://openalex.org/W2156429498","https://openalex.org/W2157128002","https://openalex.org/W2166135813","https://openalex.org/W4245806610","https://openalex.org/W6628664065","https://openalex.org/W6682909919"],"related_works":["https://openalex.org/W2361881307","https://openalex.org/W2354470518","https://openalex.org/W2392047570","https://openalex.org/W2929969821","https://openalex.org/W2118572231","https://openalex.org/W1550280164","https://openalex.org/W2381407843","https://openalex.org/W2384249028","https://openalex.org/W2121270693","https://openalex.org/W2955435272"],"abstract_inverted_index":{"Structured-ASIC":[0],"design":[1,11],"provides":[2],"a":[3,38,52,80],"mid-way":[4],"point":[5],"between":[6],"FPGA":[7,45,84],"and":[8,15,40,47,77,79],"cell-based":[9,27],"ASIC":[10],"for":[12,73,94],"performance,":[13],"area":[14],"power,":[16],"but":[17],"suffers":[18],"from":[19],"the":[20,34,67],"same":[21],"increasing":[22],"verification":[23,35,50],"burden":[24],"associated":[25],"with":[26,37,51],"design.":[28],"In":[29],"this":[30,64],"paper":[31],"we":[32],"address":[33],"issue":[36],"methodology":[39,65],"fabric":[41],"to":[42,56,87],"directly":[43],"tie":[44],"prototype":[46],"functional":[48],"in-system":[49],"clean":[53],"migration":[54],"path":[55],"structured":[57,81],"ASIC.":[58],"The":[59],"most":[60],"important":[61],"aspects":[62],"of":[63,69,83],"are":[66],"use":[68],"physically":[70],"identical":[71],"blocks":[72,86],"difficult-to-verify":[74],"PLLs,":[75],"I/O":[76],"RAM":[78],"re-synthesis":[82],"logic":[85],"target":[88],"cells":[89],"that":[90],"guarantees":[91],"anchor":[92],"points":[93],"easy":[95],"formal":[96],"verification.":[97]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}