{"id":"https://openalex.org/W2115037476","doi":"https://doi.org/10.1109/date.2005.75","title":"Automatic Formal Verification of Fused-Multiply-Add FPUs","display_name":"Automatic Formal Verification of Fused-Multiply-Add FPUs","publication_year":2005,"publication_date":"2005-04-01","ids":{"openalex":"https://openalex.org/W2115037476","doi":"https://doi.org/10.1109/date.2005.75","mag":"2115037476"},"language":"en","primary_location":{"id":"doi:10.1109/date.2005.75","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2005.75","pdf_url":null,"source":{"id":"https://openalex.org/S4306418181","display_name":"Design, Automation, and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation and Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.archives-ouvertes.fr/hal-00181687","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040039726","display_name":"Christian Jacobi","orcid":"https://orcid.org/0000-0003-0522-1630"},"institutions":[{"id":"https://openalex.org/I4210095996","display_name":"IBM (Germany)","ror":"https://ror.org/00pm7rm97","country_code":"DE","type":"company","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210095996"]},{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["DE","US"],"is_corresponding":true,"raw_author_name":"C. Jacobi","raw_affiliation_strings":["IBM Deutschland Entwicklungs GmbH, Boeblingen, Germany","IBM Deutschland Entwicklung GmbH, Boeblingen, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"IBM Deutschland Entwicklungs GmbH, Boeblingen, Germany","institution_ids":["https://openalex.org/I4210095996"]},{"raw_affiliation_string":"IBM Deutschland Entwicklung GmbH, Boeblingen, Germany#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109262362","display_name":"Kai F. Weber","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210095996","display_name":"IBM (Germany)","ror":"https://ror.org/00pm7rm97","country_code":"DE","type":"company","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210095996"]}],"countries":["DE","US"],"is_corresponding":false,"raw_author_name":"Kai Weber","raw_affiliation_strings":["IBM Deutschland Entwicklungs GmbH, Boeblingen, Germany","IBM Deutschland Entwicklung GmbH, Boeblingen, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"IBM Deutschland Entwicklungs GmbH, Boeblingen, Germany","institution_ids":["https://openalex.org/I4210095996"]},{"raw_affiliation_string":"IBM Deutschland Entwicklung GmbH, Boeblingen, Germany#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039572250","display_name":"Viresh Paruthi","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Paruthi","raw_affiliation_strings":["IBM Systems Group, Austin, TX, USA","IBM Systems Group, Austin, TX#TAB#"],"affiliations":[{"raw_affiliation_string":"IBM Systems Group, Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"IBM Systems Group, Austin, TX#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072898984","display_name":"J. Baumgartner","orcid":"https://orcid.org/0009-0003-1372-9693"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Baumgartner","raw_affiliation_strings":["IBM Systems Group, Austin, TX, USA","IBM Systems Group, Austin, TX#TAB#"],"affiliations":[{"raw_affiliation_string":"IBM Systems Group, Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"IBM Systems Group, Austin, TX#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5040039726"],"corresponding_institution_ids":["https://openalex.org/I1341412227","https://openalex.org/I4210095996"],"apc_list":null,"apc_paid":null,"fwci":7.6259,"has_fulltext":false,"cited_by_count":41,"citation_normalized_percentile":{"value":0.97794597,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1298","last_page":"1303"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8164676427841187},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.6708167791366577},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.586666464805603},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.47337621450424194},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.45126983523368835},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.44688504934310913},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.4429525136947632},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.4332282245159149},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.42275387048721313},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.41354283690452576},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39791032671928406},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3890003561973572},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3284972310066223},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.31369319558143616},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24347800016403198}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8164676427841187},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.6708167791366577},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.586666464805603},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.47337621450424194},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.45126983523368835},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.44688504934310913},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.4429525136947632},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.4332282245159149},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.42275387048721313},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.41354283690452576},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39791032671928406},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3890003561973572},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3284972310066223},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.31369319558143616},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24347800016403198},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":6,"locations":[{"id":"doi:10.1109/date.2005.75","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2005.75","pdf_url":null,"source":{"id":"https://openalex.org/S4306418181","display_name":"Design, Automation, and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Design, Automation and Test in Europe","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.149.6877","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.149.6877","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://domino.research.ibm.com/comm/research_projects.nsf/pages/sixthsense.pubs.html/$FILE/flavor_date_05.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.217.2601","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.217.2601","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://de.geocities.com/christian_jacobi/publications/jwpb05_fpuverif.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.652.5500","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.652.5500","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://hal.archives-ouvertes.fr/file/index/docid/181687/filename/228821298.pdf","raw_type":"text"},{"id":"pmh:oai:HAL:hal-00181687v1","is_oa":true,"landing_page_url":"https://hal.archives-ouvertes.fr/hal-00181687","pdf_url":null,"source":{"id":"https://openalex.org/S4377196329","display_name":"HAL Portal Artxiker (Hindustan Aeronautics Limited (India))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210088939","host_organization_name":"Hindustan Aeronautics Limited (India)","host_organization_lineage":["https://openalex.org/I4210088939"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Design, Automation and Test in Europe","raw_type":"\\ninfo:eu-repo/semantics/conferenceObject\\n"},{"id":"pmh:oai:HAL:hal-00181687v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00181687","pdf_url":null,"source":{"id":"https://openalex.org/S4377196329","display_name":"HAL Portal Artxiker (Hindustan Aeronautics Limited (India))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210088939","host_organization_name":"Hindustan Aeronautics Limited (India)","host_organization_lineage":["https://openalex.org/I4210088939"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"DATE'05, Mar 2005, Munich, Germany. pp.1298-1303","raw_type":"Conference papers"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-00181687v1","is_oa":true,"landing_page_url":"https://hal.archives-ouvertes.fr/hal-00181687","pdf_url":null,"source":{"id":"https://openalex.org/S4377196329","display_name":"HAL Portal Artxiker (Hindustan Aeronautics Limited (India))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210088939","host_organization_name":"Hindustan Aeronautics Limited (India)","host_organization_lineage":["https://openalex.org/I4210088939"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Design, Automation and Test in Europe","raw_type":"\\ninfo:eu-repo/semantics/conferenceObject\\n"},"sustainable_development_goals":[{"score":0.4000000059604645,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1596418796","https://openalex.org/W1737941572","https://openalex.org/W1797813716","https://openalex.org/W2012336463","https://openalex.org/W2070273314","https://openalex.org/W2072547867","https://openalex.org/W2099571283","https://openalex.org/W2108236931","https://openalex.org/W2108776769","https://openalex.org/W2126691011","https://openalex.org/W2127271657","https://openalex.org/W2131933762","https://openalex.org/W2140132043","https://openalex.org/W2146044403","https://openalex.org/W2151051752","https://openalex.org/W2157202675","https://openalex.org/W2157753532","https://openalex.org/W2474712232","https://openalex.org/W2768579407","https://openalex.org/W4231425351","https://openalex.org/W4234123702","https://openalex.org/W6637849654","https://openalex.org/W6638236277","https://openalex.org/W6681573567","https://openalex.org/W6682857490","https://openalex.org/W6745947974","https://openalex.org/W6980977887"],"related_works":["https://openalex.org/W2105593427","https://openalex.org/W3120172095","https://openalex.org/W2118572231","https://openalex.org/W2106507440","https://openalex.org/W2108860137","https://openalex.org/W2037121848","https://openalex.org/W2006962382","https://openalex.org/W1965327442","https://openalex.org/W2118549635","https://openalex.org/W76179479"],"abstract_inverted_index":{"In":[0],"this":[1,61,91,139],"paper":[2],"we":[3,65],"describe":[4],"a":[5,24,51,67],"fully-automated":[6],"methodology":[7,18,99],"for":[8],"formal":[9],"verification":[10,62],"of":[11,39,53,69,85,118,138],"fused-multiply-add":[12],"floating":[13],"point":[14],"units":[15],"(FPU).":[16],"Our":[17,48],"verifies":[19],"an":[20],"implementation":[21,106],"FPU":[22],"against":[23],"simple":[25],"reference":[26,87],"model":[27,75],"derived":[28],"from":[29],"the":[30,40,86,119,135],"processor's":[31],"architectural":[32],"specification,":[33],"which":[34,89],"may":[35],"include":[36],"all":[37,116],"aspects":[38],"IEEE":[41],"specification":[42],"including":[43],"denormal":[44],"operands":[45],"and":[46,55,73],"exceptions.":[47],"strategy":[49],"uses":[50],"combination":[52,68],"BDD-":[54],"SAT-based":[56],"symbolic":[57],"simulation.":[58],"To":[59],"make":[60],"task":[63],"tractable,":[64],"use":[66],"case-splitting,":[70],"multiplier":[71],"isolation,":[72],"automatic":[74],"reduction":[76],"techniques.":[77],"The":[78,98],"case-splitting":[79],"is":[80,100],"defined":[81],"only":[82],"in":[83],"terms":[84],"model,":[88,122],"makes":[90],"approach":[92],"easily":[93],"portable":[94],"to":[95,103,133],"new":[96],"designs.":[97],"directly":[101],"applicable":[102],"multi-GHz":[104],"industrial":[105],"models":[107],"(e.g.,":[108],"HDL":[109],"or":[110],"gate-level":[111],"circuit":[112],"representations)":[113],"that":[114],"contain":[115],"details":[117],"high-performance":[120],"transistor-level":[121],"such":[123],"as":[124],"aggressive":[125],"pipelining,":[126],"clocking,":[127],"etc.":[128],"Experimental":[129],"results":[130],"are":[131],"provided":[132],"demonstrate":[134],"computational":[136],"efficiency":[137],"approach.":[140]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}