{"id":"https://openalex.org/W4246278333","doi":"https://doi.org/10.1109/date.2004.1269256","title":"A simulation-based power-aware architecture exploration of a multiprocessor system-on-chip design","display_name":"A simulation-based power-aware architecture exploration of a multiprocessor system-on-chip design","publication_year":2004,"publication_date":"2004-07-20","ids":{"openalex":"https://openalex.org/W4246278333","doi":"https://doi.org/10.1109/date.2004.1269256"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1269256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1269256","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045257843","display_name":"Francesco Menichelli","orcid":null},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"F. Menichelli","raw_affiliation_strings":["La Sapienza, DIE, University of Rome, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"La Sapienza, DIE, University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067054447","display_name":"Mauro Olivieri","orcid":"https://orcid.org/0000-0002-0214-9904"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Olivieri","raw_affiliation_strings":["La Sapienza, DIE, University of Rome, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"La Sapienza, DIE, University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Benini","raw_affiliation_strings":["DEIS, University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019664202","display_name":"M. Donno","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Donno","raw_affiliation_strings":["Bulldast s. r. l, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Bulldast s. r. l, Torino, Italy","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064733909","display_name":"L. Bisdounis","orcid":null},"institutions":[{"id":"https://openalex.org/I86100027","display_name":"Intracom Telecom (Greece)","ror":"https://ror.org/04npy5k94","country_code":"GR","type":"company","lineage":["https://openalex.org/I86100027"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"L. Bisdounis","raw_affiliation_strings":["Intracom S.A., Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Intracom S.A., Athens, Greece","institution_ids":["https://openalex.org/I86100027"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5045257843"],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.500613,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"9","issue":null,"first_page":"312","last_page":"317"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.737503170967102},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7004059553146362},{"id":"https://openalex.org/keywords/profiling","display_name":"Profiling (computer programming)","score":0.6995463371276855},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5948817729949951},{"id":"https://openalex.org/keywords/hiperlan","display_name":"HiperLAN","score":0.5774004459381104},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5519459247589111},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5313972234725952},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5048263669013977},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5020003318786621},{"id":"https://openalex.org/keywords/microcode","display_name":"Microcode","score":0.4220658540725708},{"id":"https://openalex.org/keywords/software-design","display_name":"Software design","score":0.4156908392906189},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23737230896949768},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.15450090169906616},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.14675065875053406}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.737503170967102},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7004059553146362},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.6995463371276855},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5948817729949951},{"id":"https://openalex.org/C2781379802","wikidata":"https://www.wikidata.org/wiki/Q1563708","display_name":"HiperLAN","level":4,"score":0.5774004459381104},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5519459247589111},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5313972234725952},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5048263669013977},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5020003318786621},{"id":"https://openalex.org/C22174128","wikidata":"https://www.wikidata.org/wiki/Q175869","display_name":"Microcode","level":2,"score":0.4220658540725708},{"id":"https://openalex.org/C52913732","wikidata":"https://www.wikidata.org/wiki/Q857102","display_name":"Software design","level":4,"score":0.4156908392906189},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23737230896949768},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.15450090169906616},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.14675065875053406},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C2985434377","wikidata":"https://www.wikidata.org/wiki/Q212607","display_name":"Wireless lan","level":3,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/date.2004.1269256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1269256","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/16115","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/16115","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:iris.uniroma1.it:11573/472233","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/472233","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.550000011920929,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2125999955","https://openalex.org/W2157435683","https://openalex.org/W2615865818","https://openalex.org/W4240259771","https://openalex.org/W6649721968","https://openalex.org/W6679207229"],"related_works":["https://openalex.org/W2171921706","https://openalex.org/W1880924541","https://openalex.org/W1504186286","https://openalex.org/W2123243636","https://openalex.org/W2111616034","https://openalex.org/W2117726486","https://openalex.org/W2171365709","https://openalex.org/W2106129724","https://openalex.org/W2169249741","https://openalex.org/W2081309572"],"abstract_inverted_index":{"We":[0],"present":[1],"the":[2,11,14,40,70,76],"design":[3,41],"exploration":[4],"of":[5,13,24],"a":[6,59],"system-on-chip":[7],"architecture":[8,48],"dedicated":[9],"to":[10],"implementation":[12],"HIPERLAN/2":[15],"communication":[16],"protocol.":[17],"The":[18,47],"task":[19],"was":[20],"accomplished":[21],"by":[22],"means":[23],"an":[25,55],"ad-hoc":[26],"C++":[27],"simulation":[28],"environment,":[29],"integrating":[30],"power":[31],"models":[32],"for":[33],"CPUs,":[34],"memories":[35],"and":[36,42,58,64],"buses":[37],"used":[38],"in":[39],"incorporating":[43],"software":[44],"profiling":[45,78],"capabilities.":[46],"is":[49],"based":[50,74],"on":[51,69,75],"two":[52],"ARM":[53],"microprocessors,":[54],"AMBA":[56],"bus":[57],"local":[60],"bus,":[61],"DMA":[62],"unit":[63],"other":[65],"peripherals.":[66],"Software":[67],"mapping":[68],"processor":[71],"has":[72],"been":[73],"power/performance":[77],"results.":[79]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}