{"id":"https://openalex.org/W4236279483","doi":"https://doi.org/10.1109/date.2004.1269249","title":"The design and test of a smartcard chip using a CHAIN self-timed network-on-chip","display_name":"The design and test of a smartcard chip using a CHAIN self-timed network-on-chip","publication_year":2004,"publication_date":"2004-07-20","ids":{"openalex":"https://openalex.org/W4236279483","doi":"https://doi.org/10.1109/date.2004.1269249"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1269249","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1269249","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069587846","display_name":"W.J. Bainbridge","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"W.J. Bainbridge","raw_affiliation_strings":["Computer Science Department, University of Manchester, Institute of Science and Technology, UK"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, University of Manchester, Institute of Science and Technology, UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015816826","display_name":"Luis A. Plana","orcid":"https://orcid.org/0000-0002-6113-3929"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"L.A. Plana","raw_affiliation_strings":["Computer Science Department, University of Manchester, Institute of Science and Technology, UK"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, University of Manchester, Institute of Science and Technology, UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083177159","display_name":"Steve Furber","orcid":"https://orcid.org/0000-0002-6524-3367"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"S.B. Furber","raw_affiliation_strings":["Computer Science Department, University of Manchester, Institute of Science and Technology, UK"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, University of Manchester, Institute of Science and Technology, UK","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5069587846"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":1.4149,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.8414385,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"274","last_page":"279"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7598940134048462},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7513596415519714},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6494120955467224},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6217297315597534},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6082075834274292},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5394197106361389},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.48971322178840637},{"id":"https://openalex.org/keywords/serial-port","display_name":"Serial port","score":0.4767214357852936},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44915053248405457},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.44401875138282776},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.4384026825428009},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.41417670249938965},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34240013360977173},{"id":"https://openalex.org/keywords/serial-communication","display_name":"Serial communication","score":0.28284361958503723},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.21897387504577637},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14460086822509766},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1341426968574524},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09789007902145386},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.09389033913612366}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7598940134048462},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7513596415519714},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6494120955467224},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6217297315597534},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6082075834274292},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5394197106361389},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.48971322178840637},{"id":"https://openalex.org/C102349902","wikidata":"https://www.wikidata.org/wiki/Q385390","display_name":"Serial port","level":3,"score":0.4767214357852936},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44915053248405457},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.44401875138282776},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.4384026825428009},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.41417670249938965},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34240013360977173},{"id":"https://openalex.org/C51707140","wikidata":"https://www.wikidata.org/wiki/Q518280","display_name":"Serial communication","level":2,"score":0.28284361958503723},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.21897387504577637},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14460086822509766},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1341426968574524},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09789007902145386},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.09389033913612366}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/date.2004.1269249","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1269249","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/9b67572d-de93-4add-a843-581d47af11da","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/9b67572d-de93-4add-a843-581d47af11da","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Bainbridge, W J, Plana, L A & Furber, S B 2004, The Design and Test of a Smartcard Chip Using a CHAIN Self-Timed Network-on-Chip. in M Lindwer, V Gerousis & J Fifueras (eds), Proceedings - Design, Automation and Test in Europe Conference and Exhibition. vol. 3, 1269249, IEEE Computer Society , pp. 274-279, 2004 Design, Automation and Test in Europe Conference and Exposition (DATE 2004), 16-20 February 2004, Paris, France, 1/01/24. https://doi.org/10.1109/DATE.2004.1269249, https://doi.org/10.1109/DATE.2004.1269249","raw_type":"contributionToPeriodical"},{"id":"pmh:oai:pure.atira.dk:publications/9b67572d-de93-4add-a843-581d47af11da","is_oa":false,"landing_page_url":"http://dblp.uni-trier.de/rec/bibtex/conf/date/BainbridgePF04","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Bainbridge, W J, Plana, L A & Furber, S B 2004, The Design and Test of a Smartcard Chip Using a CHAIN Self-Timed Network-on-Chip. in M Lindwer, V Gerousis & J Fifueras (eds), Proceedings - Design, Automation and Test in Europe Conference and Exhibition. vol. 3, 1269249, IEEE Computer Society , pp. 274-279, 2004 Design, Automation and Test in Europe Conference and Exposition (DATE 2004), 16-20 February 2004, Paris, France, 1/01/24. https://doi.org/10.1109/DATE.2004.1269249, https://doi.org/10.1109/DATE.2004.1269249","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2022036396","https://openalex.org/W2031273683","https://openalex.org/W2035560780","https://openalex.org/W2103154788","https://openalex.org/W2153317824","https://openalex.org/W2739649174"],"related_works":["https://openalex.org/W2135981148","https://openalex.org/W51919102","https://openalex.org/W2388672758","https://openalex.org/W2065289416","https://openalex.org/W2754086592","https://openalex.org/W2108140302","https://openalex.org/W2144357574","https://openalex.org/W1527836777","https://openalex.org/W2112502828","https://openalex.org/W4230458348"],"abstract_inverted_index":{"The":[0],"CHAIN":[1,27,53,114],"self-timed":[2,36],"network-on-chip":[3],"(NoC)":[4],"architecture":[5],"provides":[6],"a":[7,29,39,62,105],"flexible,":[8],"clock-independent":[9],"solution":[10],"to":[11,33,60,92,112],"the":[12,24,50,58,71,80,84,87,90,99,113,123],"problems":[13],"of":[14,26,41,52,83,89],"system-on-chip":[15],"(SoC)":[16],"interconnect.":[17,101],"In":[18],"this":[19,55],"paper":[20],"we":[21,103],"look":[22],"at":[23],"use":[25,51],"in":[28,54,79,119],"low-performance,":[30],"smartcard":[31,124],"chip":[32],"connect":[34],"two":[35],"processors":[37],"and":[38,43,86,121],"range":[40],"memories":[42],"peripherals.":[44],"Key":[45],"design-time":[46],"advantages":[47],"provided":[48,109],"by":[49],"design":[56,85],"included":[57],"ability":[59],"operate":[61],"very-narrow,":[63],"high-frequency":[64],"network":[65],"fabric":[66,115],"using":[67],"serial":[68],"communication":[69],"without":[70],"need":[72,91],"for":[73],"high":[74],"frequency":[75],"clocking,":[76],"rapid":[77],"assembly":[78],"final":[81],"stages":[82],"avoidance":[88],"perform":[93],"timing":[94],"analysis":[95],"or":[96],"validation":[97],"on":[98],"SoC":[100],"Additionally":[102],"describe":[104],"bare":[106],"port":[107],"that":[108],"direct":[110],"access":[111],"which":[116],"was":[117],"instrumental":[118],"testing":[120],"debugging":[122],"chip.":[125]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}