{"id":"https://openalex.org/W4244878519","doi":"https://doi.org/10.1109/date.2004.1269223","title":"RTL processor synthesis for architecture exploration and implementation","display_name":"RTL processor synthesis for architecture exploration and implementation","publication_year":2004,"publication_date":"2004-07-20","ids":{"openalex":"https://openalex.org/W4244878519","doi":"https://doi.org/10.1109/date.2004.1269223"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1269223","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1269223","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036858189","display_name":"Oliver Schliebusch","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"O. Schliebusch","raw_affiliation_strings":["Integrated Signal Processing Systems, RWTH Aachen University of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Signal Processing Systems, RWTH Aachen University of Technology, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089860351","display_name":"Anupam Chattopadhyay","orcid":"https://orcid.org/0000-0002-8818-6983"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"A. Chattopadhyay","raw_affiliation_strings":["Integrated Signal Processing Systems, RWTH Aachen University of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Signal Processing Systems, RWTH Aachen University of Technology, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023470562","display_name":"Rainer Leupers","orcid":"https://orcid.org/0000-0002-6735-3033"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R. Leupers","raw_affiliation_strings":["Integrated Signal Processing Systems, RWTH Aachen University of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Signal Processing Systems, RWTH Aachen University of Technology, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050903837","display_name":"Gerd Ascheid","orcid":"https://orcid.org/0000-0003-4068-3558"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"G. Ascheid","raw_affiliation_strings":["Integrated Signal Processing Systems, RWTH Aachen University of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Signal Processing Systems, RWTH Aachen University of Technology, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020992230","display_name":"H. Meyr","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H. Meyr","raw_affiliation_strings":["Integrated Signal Processing Systems, RWTH Aachen University of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Signal Processing Systems, RWTH Aachen University of Technology, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001497995","display_name":"M. Steinert","orcid":"https://orcid.org/0009-0004-6658-5352"},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M. Steinert","raw_affiliation_strings":["Infineon Technologies, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086299758","display_name":"Gunnar Braun","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. Braun","raw_affiliation_strings":["CoWare, Inc., CA, USA"],"affiliations":[{"raw_affiliation_string":"CoWare, Inc., CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050097461","display_name":"Achim Nohl","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Nohl","raw_affiliation_strings":["CoWare, Inc., CA, USA"],"affiliations":[{"raw_affiliation_string":"CoWare, Inc., CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5036858189"],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":2.0363,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.84371461,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"156","last_page":"160"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9285194277763367},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7688428163528442},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.76289963722229},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.7516554594039917},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7111183404922485},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.7000336050987244},{"id":"https://openalex.org/keywords/reference-architecture","display_name":"Reference architecture","score":0.5372111201286316},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5163758993148804},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4753955602645874},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.47347012162208557},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.465246319770813},{"id":"https://openalex.org/keywords/space-based-architecture","display_name":"Space-based architecture","score":0.4578169882297516},{"id":"https://openalex.org/keywords/bridge","display_name":"Bridge (graph theory)","score":0.4548339247703552},{"id":"https://openalex.org/keywords/cellular-architecture","display_name":"Cellular architecture","score":0.443628191947937},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4370201826095581},{"id":"https://openalex.org/keywords/applications-architecture","display_name":"Applications architecture","score":0.43426939845085144},{"id":"https://openalex.org/keywords/software-architecture","display_name":"Software architecture","score":0.22660109400749207},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.21967586874961853},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.19222983717918396},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14966797828674316},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.10200339555740356}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9285194277763367},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7688428163528442},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.76289963722229},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.7516554594039917},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7111183404922485},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.7000336050987244},{"id":"https://openalex.org/C55356503","wikidata":"https://www.wikidata.org/wiki/Q2136675","display_name":"Reference architecture","level":4,"score":0.5372111201286316},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5163758993148804},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4753955602645874},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.47347012162208557},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.465246319770813},{"id":"https://openalex.org/C55627697","wikidata":"https://www.wikidata.org/wiki/Q7572175","display_name":"Space-based architecture","level":5,"score":0.4578169882297516},{"id":"https://openalex.org/C100776233","wikidata":"https://www.wikidata.org/wiki/Q2532492","display_name":"Bridge (graph theory)","level":2,"score":0.4548339247703552},{"id":"https://openalex.org/C37139622","wikidata":"https://www.wikidata.org/wiki/Q386953","display_name":"Cellular architecture","level":5,"score":0.443628191947937},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4370201826095581},{"id":"https://openalex.org/C41065761","wikidata":"https://www.wikidata.org/wiki/Q2193309","display_name":"Applications architecture","level":4,"score":0.43426939845085144},{"id":"https://openalex.org/C35869016","wikidata":"https://www.wikidata.org/wiki/Q846636","display_name":"Software architecture","level":3,"score":0.22660109400749207},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.21967586874961853},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.19222983717918396},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14966797828674316},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.10200339555740356},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C126322002","wikidata":"https://www.wikidata.org/wiki/Q11180","display_name":"Internal medicine","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2004.1269223","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1269223","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1568871614","https://openalex.org/W1585971644","https://openalex.org/W1954375898","https://openalex.org/W1957956207","https://openalex.org/W1989435461","https://openalex.org/W2010074783","https://openalex.org/W2091788277","https://openalex.org/W2137474858","https://openalex.org/W2138362897","https://openalex.org/W2171697422","https://openalex.org/W4231517789","https://openalex.org/W4234251183","https://openalex.org/W4234669735","https://openalex.org/W4241118893","https://openalex.org/W4256194540","https://openalex.org/W6634204745"],"related_works":["https://openalex.org/W4234221021","https://openalex.org/W2548514518","https://openalex.org/W2119904701","https://openalex.org/W2790192245","https://openalex.org/W2170029576","https://openalex.org/W2159088510","https://openalex.org/W2119674509","https://openalex.org/W2059569687","https://openalex.org/W2511836740","https://openalex.org/W1985747777"],"abstract_inverted_index":{"Architecture":[0],"description":[1,83],"languages":[2],"are":[3,55],"widely":[4],"used":[5,50],"to":[6,51,89,108],"perform":[7],"architecture":[8,82,93,105],"exploration":[9],"for":[10,21],"application-driven":[11],"designs,":[12],"whereas":[13],"the":[14,17,59,67,77,81,91,110],"RT-level":[15,95],"is":[16],"commonly":[18],"accepted":[19],"level":[20],"hardware":[22],"implementation.":[23],"For":[24],"this":[25,53],"reason,":[26],"design":[27,43],"parameters":[28],"such":[29],"as":[30],"timing,":[31],"area":[32],"or":[33,62],"power":[34],"consumption":[35],"cannot":[36],"be":[37],"taken":[38],"into":[39],"consideration":[40],"accurately":[41],"during":[42],"space":[44],"exploration.":[45],"Design":[46],"automation":[47],"tools":[48],"currently":[49],"bridge":[52],"gap":[54],"either":[56],"limited":[57],"in":[58],"flexibility":[60,79],"provided":[61],"only":[63],"generate":[64,90],"fragments":[65],"of":[66,80,112],"architecture.":[68],"This":[69,98],"paper":[70,99],"presents":[71,101],"a":[72],"synthesis":[73],"tool":[74],"which":[75],"preserves":[76],"full":[78],"language":[84],"LISA,":[85],"while":[86],"being":[87],"able":[88],"complete":[92],"on":[94],"using":[96],"systemC.":[97],"also":[100],"two":[102],"real":[103],"world":[104],"case":[106],"studies":[107],"prove":[109],"feasibility":[111],"our":[113],"approach.":[114]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}