{"id":"https://openalex.org/W4239237212","doi":"https://doi.org/10.1109/date.2004.1269215","title":"Test infrastructure design for the Nexperia/spl trade/ home platform PNX8550 system chip","display_name":"Test infrastructure design for the Nexperia/spl trade/ home platform PNX8550 system chip","publication_year":2004,"publication_date":"2004-07-20","ids":{"openalex":"https://openalex.org/W4239237212","doi":"https://doi.org/10.1109/date.2004.1269215"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1269215","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1269215","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026985039","display_name":"Sandeep Goel","orcid":"https://orcid.org/0000-0002-0911-8975"},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"S.K. Goel","raw_affiliation_strings":["Philips Research Laboratories, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Philips Research Laboratories, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I4210122849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004537547","display_name":"Kuoshu Chiu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131230","display_name":"Philips (United States)","ror":"https://ror.org/03kw6wr76","country_code":"US","type":"company","lineage":["https://openalex.org/I4210122849","https://openalex.org/I4210131230"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kuoshu Chiu","raw_affiliation_strings":["Philips Semiconductors, CA, USA"],"affiliations":[{"raw_affiliation_string":"Philips Semiconductors, CA, USA","institution_ids":["https://openalex.org/I4210131230"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044629739","display_name":"Erik Jan Marinissen","orcid":"https://orcid.org/0000-0002-5058-8303"},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"E.J. Marinissen","raw_affiliation_strings":["Philips Research Laboratories, Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Philips Research Laboratories, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I4210122849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013646401","display_name":"Tan Toan Nguyen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131230","display_name":"Philips (United States)","ror":"https://ror.org/03kw6wr76","country_code":"US","type":"company","lineage":["https://openalex.org/I4210122849","https://openalex.org/I4210131230"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Nguyen","raw_affiliation_strings":["Philips Semiconductors, CA, USA"],"affiliations":[{"raw_affiliation_string":"Philips Semiconductors, CA, USA","institution_ids":["https://openalex.org/I4210131230"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089792156","display_name":"S. Oostdijk","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131230","display_name":"Philips (United States)","ror":"https://ror.org/03kw6wr76","country_code":"US","type":"company","lineage":["https://openalex.org/I4210122849","https://openalex.org/I4210131230"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Oostdijk","raw_affiliation_strings":["Philips Semiconductors, CA, USA"],"affiliations":[{"raw_affiliation_string":"Philips Semiconductors, CA, USA","institution_ids":["https://openalex.org/I4210131230"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5026985039"],"corresponding_institution_ids":["https://openalex.org/I4210122849"],"apc_list":null,"apc_paid":null,"fwci":3.39588763,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.92638732,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"108","last_page":"113"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.79323410987854},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7351340651512146},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.6746251583099365},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5887847542762756},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4960809648036957},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4907711446285248},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46389153599739075},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.43446433544158936},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4094898998737335},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.269479900598526},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11796185374259949}],"concepts":[{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.79323410987854},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7351340651512146},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.6746251583099365},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5887847542762756},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4960809648036957},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4907711446285248},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46389153599739075},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.43446433544158936},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4094898998737335},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.269479900598526},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11796185374259949},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2004.1269215","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1269215","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6700000166893005}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1536055443","https://openalex.org/W1596724070","https://openalex.org/W1837496673","https://openalex.org/W1885297255","https://openalex.org/W1931458304","https://openalex.org/W2074730724","https://openalex.org/W2151243068","https://openalex.org/W2165642910","https://openalex.org/W2167240608","https://openalex.org/W2170533364","https://openalex.org/W2503952136","https://openalex.org/W4240788222"],"related_works":["https://openalex.org/W2038503502","https://openalex.org/W1576317492","https://openalex.org/W2502691491","https://openalex.org/W2115579119","https://openalex.org/W2017236304","https://openalex.org/W3142211975","https://openalex.org/W1879443270","https://openalex.org/W2018912978","https://openalex.org/W2119122672","https://openalex.org/W2130914040"],"abstract_inverted_index":{"Philips":[0],"has":[1],"adopted":[2],"a":[3],"modular":[4,25],"manufacturing":[5],"test":[6,31,40,48,59,78,99],"strategy":[7],"for":[8,62,94],"its":[9],"SOCs":[10],"that":[11,23,36],"are":[12],"part":[13],"of":[14,28,89,97],"the":[15,39,47,51,58,63,66,87],"Nexperia/spl":[16,69],"trade/":[17,70],"home":[18],"platform.":[19],"The":[20],"on-chip":[21],"infrastructure":[22,37],"enables":[24],"testing":[26],"consists":[27],"wrappers":[29],"and":[30,43,80],"access":[32],"mechanisms":[33],"(TAMs).":[34],"Optimizing":[35],"minimizes":[38],"application":[41],"time":[42,79],"helps":[44],"to":[45,73],"fit":[46],"data":[49],"into":[50],"ATE":[52],"vector":[53],"memory.":[54],"This":[55],"paper":[56],"presents":[57],"architecture":[60],"design":[61,96],"chiplet-based":[64],"PNX8550,":[65],"most":[67],"complex":[68],"SOC":[71,98],"designed":[72],"date.":[74],"Significant":[75],"savings":[76],"in":[77],"TAM":[81],"wires":[82],"could":[83],"be":[84],"obtained":[85],"with":[86],"help":[88],"TR-ARCHITECT,":[90],"an":[91],"in-house":[92],"tool":[93],"automated":[95],"architectures.":[100]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}