{"id":"https://openalex.org/W4244268124","doi":"https://doi.org/10.1109/date.2004.1269114","title":"Timing correction and optimization with adaptive delay sequential elements","display_name":"Timing correction and optimization with adaptive delay sequential elements","publication_year":2004,"publication_date":"2004-07-20","ids":{"openalex":"https://openalex.org/W4244268124","doi":"https://doi.org/10.1109/date.2004.1269114"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1269114","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1269114","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036306141","display_name":"K. Rahimi","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"K. Rahimi","raw_affiliation_strings":["University of Washington, Seattle, WA, USA"],"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024115143","display_name":"S. Bridges","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Bridges","raw_affiliation_strings":["University of Washington, Seattle, WA, USA"],"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069599235","display_name":"C. Diorio","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Diorio","raw_affiliation_strings":["University of Washington, Seattle, WA, USA"],"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5036306141"],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.57345133,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1416","last_page":"1417"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7050402760505676},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.5791972875595093},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.5672702193260193},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5292878746986389},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5108787417411804},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.5022139549255371},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.42682945728302},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.41808658838272095},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3567849397659302},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.24147528409957886},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.21150633692741394},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19843679666519165},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17920348048210144},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1449258029460907},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07161343097686768}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7050402760505676},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.5791972875595093},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.5672702193260193},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5292878746986389},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5108787417411804},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.5022139549255371},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.42682945728302},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.41808658838272095},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3567849397659302},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.24147528409957886},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.21150633692741394},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19843679666519165},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17920348048210144},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1449258029460907},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07161343097686768},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2004.1269114","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1269114","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W204812904","https://openalex.org/W1817267028","https://openalex.org/W1980584607","https://openalex.org/W2011778848","https://openalex.org/W2135852119","https://openalex.org/W2152406824","https://openalex.org/W2157398460"],"related_works":["https://openalex.org/W2184321560","https://openalex.org/W2262031297","https://openalex.org/W2024069812","https://openalex.org/W4200181733","https://openalex.org/W2056378213","https://openalex.org/W2788692347","https://openalex.org/W2769405015","https://openalex.org/W2045056374","https://openalex.org/W2298981088","https://openalex.org/W2163601309"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"adaptive":[3],"delay":[4],"sequential":[5],"elements":[6],"(ADSEs).":[7],"ADSEs":[8,24,75],"are":[9,76],"registers":[10],"that":[11,48,69],"use":[12],"nonvolatile,":[13],"floating-gate":[14],"transistors":[15],"to":[16,78],"tune":[17],"their":[18],"internal":[19],"clock":[20],"delays.":[21],"We":[22,33,44],"propose":[23],"for":[25],"correcting":[26],"timing":[27],"violations":[28],"and":[29,41,57,71],"optimizing":[30],"circuit":[31,37,56],"performance.":[32],"present":[34,45],"an":[35],"ADSE":[36],"example,":[38],"system":[39],"architecture,":[40],"tuning":[42],"methodology.":[43],"experimental":[46],"results":[47],"demonstrate":[49],"the":[50,59],"correct":[51],"operation":[52],"of":[53,62,74],"our":[54],"example":[55],"discuss":[58],"die-area":[60],"impact":[61],"using":[63],"ADSEs.":[64],"Our":[65],"experiments":[66],"also":[67],"show":[68],"voltage":[70],"temperature":[72],"sensitivity":[73],"comparable":[77],"non-adaptive":[79],"flip-flops.":[80]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}