{"id":"https://openalex.org/W2113273956","doi":"https://doi.org/10.1109/date.2004.1269108","title":"A tunneling model for gate oxide failure in deep sub-micron technology","display_name":"A tunneling model for gate oxide failure in deep sub-micron technology","publication_year":2004,"publication_date":"2004-07-20","ids":{"openalex":"https://openalex.org/W2113273956","doi":"https://doi.org/10.1109/date.2004.1269108","mag":"2113273956"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1269108","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1269108","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002208052","display_name":"S. Bernardini","orcid":"https://orcid.org/0000-0001-9673-222X"},"institutions":[{"id":"https://openalex.org/I4210116669","display_name":"Ch\u00e2teau Gombert","ror":"https://ror.org/02kspbq18","country_code":"FR","type":"other","lineage":["https://openalex.org/I4210116669"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"S. Bernardini","raw_affiliation_strings":["L2MP-Polytech-IMT Technop\u00f4le de Ch\u00e2teau Gombert, Marseilles, France","IMT Technopole de Chateau Gombert, Marseille, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"L2MP-Polytech-IMT Technop\u00f4le de Ch\u00e2teau Gombert, Marseilles, France","institution_ids":["https://openalex.org/I4210116669"]},{"raw_affiliation_string":"IMT Technopole de Chateau Gombert, Marseille, France","institution_ids":["https://openalex.org/I4210116669"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032162752","display_name":"Jean\u2010Michel Portal","orcid":"https://orcid.org/0000-0002-6722-053X"},"institutions":[{"id":"https://openalex.org/I4210116669","display_name":"Ch\u00e2teau Gombert","ror":"https://ror.org/02kspbq18","country_code":"FR","type":"other","lineage":["https://openalex.org/I4210116669"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"J.M. Portal","raw_affiliation_strings":["L2MP-Polytech-IMT Technop\u00f4le de Ch\u00e2teau Gombert, Marseilles, France","IMT Technopole de Chateau Gombert, Marseille, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"L2MP-Polytech-IMT Technop\u00f4le de Ch\u00e2teau Gombert, Marseilles, France","institution_ids":["https://openalex.org/I4210116669"]},{"raw_affiliation_string":"IMT Technopole de Chateau Gombert, Marseille, France","institution_ids":["https://openalex.org/I4210116669"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060736866","display_name":"Pascal Le Masson","orcid":"https://orcid.org/0000-0002-3835-2875"},"institutions":[{"id":"https://openalex.org/I4210116669","display_name":"Ch\u00e2teau Gombert","ror":"https://ror.org/02kspbq18","country_code":"FR","type":"other","lineage":["https://openalex.org/I4210116669"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"P. Masson","raw_affiliation_strings":["L2MP-Polytech-IMT Technop\u00f4le de Ch\u00e2teau Gombert, Marseilles, France","IMT Technopole de Chateau Gombert, Marseille, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"L2MP-Polytech-IMT Technop\u00f4le de Ch\u00e2teau Gombert, Marseilles, France","institution_ids":["https://openalex.org/I4210116669"]},{"raw_affiliation_string":"IMT Technopole de Chateau Gombert, Marseille, France","institution_ids":["https://openalex.org/I4210116669"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210116669"],"apc_list":null,"apc_paid":null,"fwci":0.8273,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.71507169,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1404","last_page":"1405"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nanoelectronics","display_name":"Nanoelectronics","score":0.7881699800491333},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7228645086288452},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.67522794008255},{"id":"https://openalex.org/keywords/quantum-tunnelling","display_name":"Quantum tunnelling","score":0.6119167804718018},{"id":"https://openalex.org/keywords/gate-oxide","display_name":"Gate oxide","score":0.5594256520271301},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.5532768964767456},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.5353448987007141},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4986863136291504},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4633598327636719},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.45077231526374817},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.4067690074443817},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3486289083957672},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.34433406591415405},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2790076434612274},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.26070165634155273},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25589442253112793}],"concepts":[{"id":"https://openalex.org/C141400236","wikidata":"https://www.wikidata.org/wiki/Q1479544","display_name":"Nanoelectronics","level":2,"score":0.7881699800491333},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7228645086288452},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.67522794008255},{"id":"https://openalex.org/C120398109","wikidata":"https://www.wikidata.org/wiki/Q175751","display_name":"Quantum tunnelling","level":2,"score":0.6119167804718018},{"id":"https://openalex.org/C2361726","wikidata":"https://www.wikidata.org/wiki/Q5527031","display_name":"Gate oxide","level":4,"score":0.5594256520271301},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.5532768964767456},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.5353448987007141},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4986863136291504},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4633598327636719},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.45077231526374817},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.4067690074443817},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3486289083957672},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.34433406591415405},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2790076434612274},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.26070165634155273},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25589442253112793},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2004.1269108","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1269108","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01633147v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01633147","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"pp.1404-1405, 2004, Design, Automation and Test in Europe Conference and Exhibition, Vols 1 and 2, Proceedings, 0-7695-2085-5","raw_type":"info:eu-repo/semantics/book"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1712958038","https://openalex.org/W1987561980","https://openalex.org/W1989858431","https://openalex.org/W2004090555","https://openalex.org/W2163598532","https://openalex.org/W4205348115"],"related_works":["https://openalex.org/W2385877031","https://openalex.org/W2381853949","https://openalex.org/W2375445966","https://openalex.org/W4240755120","https://openalex.org/W1530968337","https://openalex.org/W2010017773","https://openalex.org/W2910085732","https://openalex.org/W2010155603","https://openalex.org/W2322326361","https://openalex.org/W1972328902"],"abstract_inverted_index":{"Parametric":[0],"failures":[1],"in":[2,70],"CMOS":[3],"IC":[4],"nanoelectronics,":[5],"leads":[6],"to":[7,13,25,50],"strong":[8],"detection":[9],"problem.":[10],"In":[11,38],"order":[12],"develop":[14],"new":[15,44],"defect":[16],"oriented":[17],"test":[18],"methods,":[19],"it":[20],"is":[21,60],"of":[22,29,36,54,65],"prime":[23],"importance":[24],"study":[26,51],"the":[27,30,52,66,74],"behavior":[28,64],"transistor":[31,46,76],"affected":[32],"by":[33],"those":[34],"kind":[35],"failures.":[37],"this":[39],"paper,":[40],"we":[41],"present":[42],"a":[43,71],"electrical":[45,63],"model,":[47],"which":[48],"allows":[49],"impact":[53],"gate":[55],"oxide":[56],"thickness":[57],"drop.":[58],"It":[59],"shown":[61],"that":[62],"proposed":[67],"model":[68],"matches":[69],"satisfactory":[72],"way":[73],"defective":[75],"behavior.":[77]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}