{"id":"https://openalex.org/W2106273474","doi":"https://doi.org/10.1109/date.2004.1269093","title":"Enhancing testability of system on chips using network management protocols","display_name":"Enhancing testability of system on chips using network management protocols","publication_year":2004,"publication_date":"2004-07-20","ids":{"openalex":"https://openalex.org/W2106273474","doi":"https://doi.org/10.1109/date.2004.1269093","mag":"2106273474"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1269093","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1269093","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071434615","display_name":"Oussama Laouamri","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145979","display_name":"Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes","ror":"https://ror.org/04eg25g76","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I4210145979","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"O. Laouamri","raw_affiliation_strings":["LCIS/INPG, Valence, France","LCIS-INPG, Valence, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LCIS/INPG, Valence, France","institution_ids":["https://openalex.org/I4210145979"]},{"raw_affiliation_string":"LCIS-INPG, Valence, France","institution_ids":["https://openalex.org/I4210145979"]}]},{"author_position":"last","author":{"id":null,"display_name":"C. Aktouf","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145979","display_name":"Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes","ror":"https://ror.org/04eg25g76","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I4210145979","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"C. Aktouf","raw_affiliation_strings":["LCIS/INPG, Valence, France","Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LCIS/INPG, Valence, France","institution_ids":["https://openalex.org/I4210145979"]},{"raw_affiliation_string":"Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes","institution_ids":["https://openalex.org/I4210145979"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16946779,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1370","last_page":"1371"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6800674200057983},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6646812558174133},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44525793194770813},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4139772653579712},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3249931335449219},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3191819190979004},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1079181432723999}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6800674200057983},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6646812558174133},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44525793194770813},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4139772653579712},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3249931335449219},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3191819190979004},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1079181432723999}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2004.1269093","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1269093","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00194659v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00194659","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Design Automation and Test in Europe (DATE'04), 2004, Paris, France. pp.1370-1371","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W122381704","https://openalex.org/W2004979770","https://openalex.org/W2152763367"],"related_works":["https://openalex.org/W3037788266","https://openalex.org/W2036806516","https://openalex.org/W2154561258","https://openalex.org/W1967394420","https://openalex.org/W2565425548","https://openalex.org/W2502691491","https://openalex.org/W2130011302","https://openalex.org/W2392009442","https://openalex.org/W2142443274","https://openalex.org/W13556768"],"abstract_inverted_index":{"This":[0],"paper":[1],"shows":[2],"how":[3],"to":[4,14,53,66],"adapt":[5],"the":[6,16,68],"P1500":[7],"design-for-test":[8],"standard":[9],"through":[10],"network":[11,50,56],"management":[12,57],"protocols":[13],"make":[15],"testing":[17],"problem":[18],"of":[19,70],"system-on-chips":[20],"(SoCs)":[21],"easier":[22],"and":[23],"cost-effective.":[24],"For":[25],"this":[26],"purpose,":[27],"a":[28,33],"SoC":[29],"is":[30],"analyzed":[31],"as":[32,49],"distributed":[34],"system":[35],"in":[36],"which":[37],"its":[38],"own":[39],"basic":[40],"components":[41],"or":[42],"IP":[43],"cores":[44],"(intellectual":[45],"properties)":[46],"are":[47],"considered":[48],"agents":[51],"according":[52],"SNMP":[54],"(simple":[55],"protocol)":[58],"protocol.":[59],"An":[60],"experimental":[61],"study":[62],"was":[63],"carried":[64],"out":[65],"show":[67],"effectiveness":[69],"such":[71],"an":[72],"approach.":[73]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}