{"id":"https://openalex.org/W4256194540","doi":"https://doi.org/10.1109/date.2004.1269071","title":"A methodology and tool suite for C compiler generation from ADL processor models","display_name":"A methodology and tool suite for C compiler generation from ADL processor models","publication_year":2004,"publication_date":"2004-07-20","ids":{"openalex":"https://openalex.org/W4256194540","doi":"https://doi.org/10.1109/date.2004.1269071"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1269071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1269071","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034406879","display_name":"Manuel Hohenauer","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"M. Hohenauer","raw_affiliation_strings":["Integrated Signal Processing Systems, RWTH Aachen University of Technology, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Signal Processing Systems, RWTH Aachen University of Technology, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001231890","display_name":"Hanno Scharwaechter","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H. Scharwaechter","raw_affiliation_strings":["Integrated Signal Processing Systems, RWTH Aachen University of Technology, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Signal Processing Systems, RWTH Aachen University of Technology, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055652416","display_name":"Kingshuk Karuri","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"K. Karuri","raw_affiliation_strings":["Integrated Signal Processing Systems, RWTH Aachen University of Technology, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Signal Processing Systems, RWTH Aachen University of Technology, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058769569","display_name":"Oliver Wahlen","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"O. Wahlen","raw_affiliation_strings":["Integrated Signal Processing Systems, RWTH Aachen University of Technology, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Signal Processing Systems, RWTH Aachen University of Technology, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074500359","display_name":"Tim Kogel","orcid":"https://orcid.org/0000-0002-7397-2615"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"T. Kogel","raw_affiliation_strings":["Integrated Signal Processing Systems, RWTH Aachen University of Technology, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Signal Processing Systems, RWTH Aachen University of Technology, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023470562","display_name":"Rainer Leupers","orcid":"https://orcid.org/0000-0002-6735-3033"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R. Leupers","raw_affiliation_strings":["Integrated Signal Processing Systems, RWTH Aachen University of Technology, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Signal Processing Systems, RWTH Aachen University of Technology, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050903837","display_name":"Gerd Ascheid","orcid":"https://orcid.org/0000-0003-4068-3558"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"G. Ascheid","raw_affiliation_strings":["Integrated Signal Processing Systems, RWTH Aachen University of Technology, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Signal Processing Systems, RWTH Aachen University of Technology, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020992230","display_name":"H. Meyr","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H. Meyr","raw_affiliation_strings":["Integrated Signal Processing Systems, RWTH Aachen University of Technology, Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Signal Processing Systems, RWTH Aachen University of Technology, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086299758","display_name":"Gunnar Braun","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. Braun","raw_affiliation_strings":["CoWare, Inc., CA, USA"],"affiliations":[{"raw_affiliation_string":"CoWare, Inc., CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088300201","display_name":"Hans van Someren","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145977","display_name":"Associated Compiler Experts (Netherlands)","ror":"https://ror.org/04ed5sj24","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210145977"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"H. van Someren","raw_affiliation_strings":["Associated Compiler Experts bv, Amsterdam, Netherlands"],"affiliations":[{"raw_affiliation_string":"Associated Compiler Experts bv, Amsterdam, Netherlands","institution_ids":["https://openalex.org/I4210145977"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5034406879"],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":2.5453,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.88221971,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"5","issue":null,"first_page":"1276","last_page":"1281"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8770080804824829},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8527610301971436},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.785968005657196},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6597182154655457},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.6306086778640747},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.5328462719917297},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5184135437011719},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5035466551780701},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4726247787475586},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.415394127368927},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.37112706899642944},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18419334292411804}],"concepts":[{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8770080804824829},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8527610301971436},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.785968005657196},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6597182154655457},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.6306086778640747},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.5328462719917297},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5184135437011719},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5035466551780701},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4726247787475586},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.415394127368927},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.37112706899642944},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18419334292411804},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2004.1269071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1269071","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1541457918","https://openalex.org/W1572085513","https://openalex.org/W1585971644","https://openalex.org/W1844863970","https://openalex.org/W1974283739","https://openalex.org/W1989931941","https://openalex.org/W2010074783","https://openalex.org/W2063583051","https://openalex.org/W2128577609","https://openalex.org/W2138447001","https://openalex.org/W2505443766","https://openalex.org/W4234669735","https://openalex.org/W4244854666"],"related_works":["https://openalex.org/W650988184","https://openalex.org/W2162410319","https://openalex.org/W2372381897","https://openalex.org/W2137356287","https://openalex.org/W1585182585","https://openalex.org/W2099025818","https://openalex.org/W1974283739","https://openalex.org/W4321184925","https://openalex.org/W4249931222","https://openalex.org/W1566248920"],"abstract_inverted_index":{"Retargetable":[0],"C":[1,65,75],"compilers":[2,76],"are":[3],"key":[4],"tools":[5],"for":[6,10,32,89,111],"efficient":[7,33,92],"architecture":[8,80],"exploration":[9,81],"embedded":[11,114],"processors.":[12],"In":[13,36],"this":[14],"paper":[15],"we":[16,51],"describe":[17],"a":[18,53,62,90],"novel":[19],"approach":[20,70],"to":[21,38,72],"retargetable":[22,49],"compilation":[23],"based":[24],"on":[25,61],"LISA,":[26],"an":[27,84],"industrial":[28],"processor":[29],"modeling":[30],"language":[31],"ASIP":[34,79],"design.":[35],"order":[37],"circumvent":[39],"the":[40,78,101,118,121],"well-known":[41],"trade-off":[42],"between":[43],"flexibility":[44],"and":[45,95,104,107],"code":[46],"quality":[47],"in":[48,58],"compilation,":[50],"propose":[52],"user-guided,":[54],"semiautomatic":[55],"methodology":[56,103],"that":[57,116],"turn":[59],"builds":[60],"powerful":[63],"existing":[64],"compiler":[66],"design":[67,93],"platform.":[68],"Our":[69],"allows":[71],"include":[73],"generated":[74],"into":[77],"loop":[82],"at":[83],"early":[85],"stage,":[86],"thereby":[87],"allowing":[88],"more":[91],"process":[94],"avoiding":[96],"application/architecture":[97],"mismatches.":[98],"We":[99],"present":[100],"corresponding":[102],"tool":[105],"suite":[106],"provide":[108],"experimental":[109],"data":[110],"two":[112],"real-life":[113],"processors":[115],"prove":[117],"feasibility":[119],"of":[120],"approach.":[122]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}