{"id":"https://openalex.org/W4237771018","doi":"https://doi.org/10.1109/date.2004.1269068","title":"A system level processor/communication co-exploration methodology for multi-processor system-on-chip platforms","display_name":"A system level processor/communication co-exploration methodology for multi-processor system-on-chip platforms","publication_year":2004,"publication_date":"2004-07-20","ids":{"openalex":"https://openalex.org/W4237771018","doi":"https://doi.org/10.1109/date.2004.1269068"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1269068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1269068","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057452305","display_name":"Andreas Wieferink","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"A. Wieferink","raw_affiliation_strings":["Institute for Integrated Signal Processing Systems, RWTH Aachen University of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Integrated Signal Processing Systems, RWTH Aachen University of Technology, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074500359","display_name":"Tim Kogel","orcid":"https://orcid.org/0000-0002-7397-2615"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"T. Kogel","raw_affiliation_strings":["Institute for Integrated Signal Processing Systems, RWTH Aachen University of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Integrated Signal Processing Systems, RWTH Aachen University of Technology, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023470562","display_name":"Rainer Leupers","orcid":"https://orcid.org/0000-0002-6735-3033"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R. Leupers","raw_affiliation_strings":["Institute for Integrated Signal Processing Systems, RWTH Aachen University of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Integrated Signal Processing Systems, RWTH Aachen University of Technology, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050903837","display_name":"Gerd Ascheid","orcid":"https://orcid.org/0000-0003-4068-3558"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"G. Ascheid","raw_affiliation_strings":["Institute for Integrated Signal Processing Systems, RWTH Aachen University of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Integrated Signal Processing Systems, RWTH Aachen University of Technology, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020992230","display_name":"H. Meyr","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H. Meyr","raw_affiliation_strings":["Institute for Integrated Signal Processing Systems, RWTH Aachen University of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Integrated Signal Processing Systems, RWTH Aachen University of Technology, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018212395","display_name":"G. Braun","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. Braun","raw_affiliation_strings":["CoWare, Inc., CA, USA"],"affiliations":[{"raw_affiliation_string":"CoWare, Inc., CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012460434","display_name":"A. Nohl","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Nohl","raw_affiliation_strings":["CoWare, Inc., CA, USA"],"affiliations":[{"raw_affiliation_string":"CoWare, Inc., CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5057452305"],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":4.8105,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.95627299,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1256","last_page":"1261"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8406574726104736},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8097639083862305},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.7314997315406799},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.7043836116790771},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.6239601969718933},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5707314014434814},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5668712854385376},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5632658004760742},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4873805642127991},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.45734119415283203},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.45423099398612976},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4525723159313202},{"id":"https://openalex.org/keywords/systems-design","display_name":"Systems design","score":0.44387680292129517},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.4377230405807495},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4317821264266968},{"id":"https://openalex.org/keywords/systems-architecture","display_name":"Systems architecture","score":0.4143345355987549},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.41411101818084717},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3269934058189392}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8406574726104736},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8097639083862305},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.7314997315406799},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.7043836116790771},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.6239601969718933},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5707314014434814},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5668712854385376},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5632658004760742},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4873805642127991},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.45734119415283203},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.45423099398612976},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4525723159313202},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.44387680292129517},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.4377230405807495},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4317821264266968},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.4143345355987549},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.41411101818084717},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3269934058189392},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2004.1269068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1269068","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2096506606","https://openalex.org/W2104603273","https://openalex.org/W2128106436","https://openalex.org/W2138362897","https://openalex.org/W2152991926","https://openalex.org/W2160642395","https://openalex.org/W4205317033","https://openalex.org/W4234669735","https://openalex.org/W4235296875","https://openalex.org/W4238130893","https://openalex.org/W4243288183","https://openalex.org/W4244854666","https://openalex.org/W4244878519","https://openalex.org/W4248688512","https://openalex.org/W4249853880","https://openalex.org/W4250565176","https://openalex.org/W4253649364","https://openalex.org/W4254440925"],"related_works":["https://openalex.org/W1525398417","https://openalex.org/W2069603759","https://openalex.org/W2533881872","https://openalex.org/W2266880325","https://openalex.org/W2170029576","https://openalex.org/W2548514518","https://openalex.org/W2790192245","https://openalex.org/W1996984607","https://openalex.org/W2059569687","https://openalex.org/W2537443402"],"abstract_inverted_index":{"Current":[0],"and":[1,24,44,58,99,114],"future":[2],"SoC":[3],"designs":[4],"will":[5],"contain":[6],"an":[7],"increasing":[8],"number":[9],"of":[10,90,94,125,134],"heterogeneous":[11],"programmable":[12],"units":[13],"combined":[14],"with":[15,64,77],"a":[16,29,40,53,86,135],"complex":[17],"communication":[18,67,101],"architecture":[19,32,62],"to":[20,46,55],"meet":[21],"flexibility,":[22],"performance":[23,116],"cost":[25],"constraints.":[26],"Designing":[27],"such":[28],"heterogenous":[30],"MP-SoC":[31],"bears":[33],"enormous":[34],"potential":[35],"for":[36],"optimization,":[37],"but":[38],"requires":[39],"system-level":[41,92],"design":[42,57,105,133],"environment":[43],"methodology":[45,54,84],"evaluate":[47],"architectural":[48],"alternatives.":[49],"This":[50,103],"paper":[51],"proposes":[52],"jointly":[56],"optimize":[59],"the":[60,65,70,91,96,100,109,119,131],"processor":[61,97],"together":[63],"on-chip":[66],"based":[68,107],"on":[69,108,118],"LISA":[71],"Processor":[72],"Design":[73],"Platform":[74],"in":[75],"combination":[76],"systemC":[78],"transaction":[79],"level":[80],"models.":[81],"The":[82,123],"proposed":[83],"advocates":[85],"successive":[87],"refinement":[88],"flow":[89],"models":[93],"both":[95],"cores":[98],"architecture.":[102],"allows":[104],"decisions":[106],"best":[110],"modeling":[111],"efficiency,":[112],"accuracy":[113],"simulation":[115],"possible":[117],"respective":[120],"abstraction":[121],"level.":[122],"effectiveness":[124],"our":[126],"approach":[127],"is":[128],"demonstrated":[129],"by":[130],"exemplary":[132],"dual-processor":[136],"JPEG":[137],"decoding":[138],"system.":[139]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}